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 This work studies the behavior of both gate-to-channel capacitance (CGC) and 
source-channel-drain/well leakage in metal-gate/high-κ/Ge PMOS technology 
(W = 10 µm and L = 10; 5; 1 µm) under development at IMEC. The hole drift-mobility of 
germanium is ~4X that of silicon, leading researchers to evaluate germanium as a 
possible channel material replacement for PMOS expected at the 32 nm technology node. 
In particular this study focuses on—but is not restricted to—(1) the presence of a 
parasitic gate-to-channel capacitance (CGC), the large non-ideal trap assisted conductance 
which contributes to it, and its function versus Ge-PMOS architecture and gate length; (2) 
the existence of C-V tool compensation error due to CGC measurement technique resulting 
in conductance measurement error; (3) the presence of large source-channel-drain/well 
leakages characterized using a new MOS gated-diode measurement technique; (4) 
extrinsic capacitance (CEXT), flatband voltage (VFB), and effective oxide thickness (EOT) 
parameter extraction with discussion on inversion layer quantization.  
This study found that excessive current leakages from the Ge-PMOS source-and-
drain into the channel led to a chuck-dependent parasitic capacitnce during CGC 
measurement. This excessive leakage is identified as a trap-ssisted leakage through both 
AC and DC analysis. The chuck-dependent parasitic capacitance was an unexpected side 
effect of the PMOS architecture: namely the lack of N-Well isolation. The parasitic 
capacitance—dependent on both applied bias and frequency—was separated into two 
main capacitive components: a frequency-dependent source/well and drai /well trap-
assisted leakage capacitance (CPara_SD) and a frequency-voltage-dependent gate-induced 
iv 
 
junction leakage capacitance (CPara_GIJL). A third parasitic capacitance due to interface 
trap (IT) contribution (CIT) during channel depletion was also identified. 
 This study also found that the new MOS gated-diode measurement tech ique 
designed to separate and evaluate the source, channel, and drain leak ge components is 
superior to typical VGS versus IDS methods when attempting to quantify the CGC 
measurement. The MOS gated-diode configuration allowed for temperatur -dependent 
analysis and activation energy extraction (EA), thereby providing a means to confirm 
individual leakage components: diffusion; Shockley-Read-Hall (SRH); trap-assisted 
leakage (TAL). TAL components include: Poole-Frenkel (PF); phonon-assisted tunneling 
(PAT); trap-to-band tunneling (TBT). 
In conclusion, it was found that the source-channel-drain/well leakags nd hence 
parasitic capacitances of PMOS built on relaxed germanium-on-silicon can be minimized 
by reducing the source/drain area, reducing the source/drain-to-gate contact distance, 
while increasing both the gate length and measurement frequency. The dominance of 
SRH and TAL during Ge-PMOS operation disagrees with diffusion dominance predicted 
by theory and as a result opens the door for future research. Futureresearch includes Ge-
PMOS fabrication on substrates free of dislocations—to minimize SRH and TAL current 












“The solution is not to be found in the result achieved, but  
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Introduction and Motivation 
1. The 32 nm Technology Node and Germanium PMOS  
Since the invention of the semiconducting transistor nearly 60 years ago, 
semiconducting technology has grown exponentially in both complexity and application. 
To date – and in no small way due to ingenious advancements in fabrication technology – 
semiconductors are utilized in nearly every aspect of daily life from telling the time to 
using a cell phone. Current research shows, however, that continued growth in this field 
will encounter many challenges beyond the 32 nm technology node expected betw en the 
years 2013 and 2015, the solutions to which will require the implementation of both new 
materials and advanced non-classical Complementary Metal Oxide Semiconductor 
(CMOS) capable of higher drive currents while at the same time minimizing current 
leakages and short channel effects [1-4].  
At present most state-of-the-art facilities are capable of 65 nm production, with 
Intel being the world’s first producer of 45 nm consumer technology [5]. Second to Intel 
is AMD currently deploying its 45 nm pilot line, expected to be avail ble in the second-
half of 2008 [6]. These state-of-the-art semiconducting technologies implement process 
and global induced strain engineering [5,6], high-κ metal gate stacks [5], and in some 
cases—as in the case of AMD’s new 65 nm Barcelona processing technology—SiGe 
hybrid source/drain replacement [6]. The replacement of SiO2 as the gate dielectric of 
choice in favor of high-κ dielectric stacks is a revolution in classical CMOS fabrication.  
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To meet device requirements at the 32 nm technology node while maintaining a 
foundation in silicon, renewed interest in silicon-compatible germanium p-type Field 
Effect Transistor (PFET) and III-V n-type FET (NFET) technologies has begun [1-7]. A 
device trend-projection by Intel is shown in Fig. 1.1. Note the advanced non-classical 
CMOS technologies currently in use and projected beyond 2008.  
 
Fig. 1.1: Intel’s 2006 device trend-projection adopted from Chau [4]. Note that Intel’s 
research projection is more aggressive than that of the ITRS. Intel plans on researching 
the 32 nm technology node starting 2009 versus 2013 for ITRS [2]. 
Most important to such technology and the main focus of this study, are the methods used 
to characterize their electrical operation. This study focuses on IMEC’s Ge-PMOSFET 
technology and reveals that one must quantify source-drain-channel leakage and its effect 




This figure is reprinted by 
permission of Intel Corporation, 
Copyright Intel Corporation. 
3 
 
1.1. Silicon, Germanium, and III-V 
As was briefly mentioned, researchers are interested in Ge and III-V materials for 
the next generations of semiconducting technology. Such materials p ovide an extra 
degree of freedom—mobility enhancement—in the manufacturing of complex 
semiconducting technologies. With such freedom come complexities such as 
characterization, fabrication, and integration of these advanced materials. This section 
discusses the pros of increased electron and hole mobility versus the cons of material 
density, cost, and the creation of threading dislocations due to lattice mismatch. 
The focus of research on Ge and III-V materials resides in their increased hole 
and electron mobility, when compared to silicon. This is shown in Table 1.1. 
Table 1.1: Si, Ge, and GaAs selected property comparison at 300K [1,8]. 
 Si Ge GaAs 
Mobility [cm2/Vs]  
 Electron (µn) 1,500 3900 8500 
Holes (µp) 450 1900 340 
Density [g/cm3]  2.33 5.32 5.32 
Bulk Cost in 2007 (approx.) [USD/kg]  2.05 800 460(Ga)2.30(As) 
Cost for 2 µm Thick by 200 mm 
Diameter [USD] 
- 0.27 0.15 
Lattice Constant [Å] 5.431 5.646 5.653 
Energy Gap [eV] 1.12 0.67 1.42 
Intrinsic Carrier Concentration (cm-3) 1.0 x 1010 2.0 x 1013 2.1 x 106 
 
It is quite clear from Table 1.1, that a 322% hole mobility enhancement exists and a 
467% electron mobility enhancement exists when changing the device material from Si to 
Ge and from Si to GaAs, respectively. Problems reside in the increased density, bulk cost, 
and creation of threading dislocations due to lattice mismatch of Ge and GaAs when 
compared to Si. Wafer handling systems of 200 mm and 300 mm tools are calib ated for 
Si. Both this calibration issue and the high cost of Ge and GaAs bulk materials indicate 
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that future technologies may not utilize 200 mm bulk Ge or GaAs substrates. Bulk Ge 
and GaAs are currently impractical from both a manufacturing and cost standpoint.  
 Researchers are developing solutions to the density, cost, and threading 
dislocation problems associated with these new materials. There are two main solutions 
in place: first, the deposition of germanium on silicon wafers and subsequent annealing of 
threading dislocations created due to the lattice mismatch between the two materials 
(referred to as relaxed germanium-on-silicon) [9] and second, the deposition of 
germanium and III-V in/on trenched-silicon-dioxide upon silicon wafers  in which the 
dislocations formed are contained in oxide trenches, resulting in a device layer nearly fre  
of dislocations (referred to as Aspect-Ratio-Trapping) [10, 11]. In both cases silicon is 
used as the mechanical stabilizer thereby allowing germanium and III-V processing on 
200 mm and 300 mm silicon substrates. Since these mobility enhancers are u ed in the 
regions of interest only—namely as thin films within the channel regions of MOS 
technology—wafer handling and expense becomes less of an issue. Table 1.1 shows that 
2 µm of Ge and GaAs on a 200 mm wafer yields a bulk material cost of 0.27 USD and 
0.15 USD, respectively.   
 Due to these two solutions, the strength of silicon in the future may reside in its 
mechanical properties first and its naturally stable SiO2 second. This was observed during 
this study in which the devices under test were Ge-PMOS fabricated through the use of a 
200 mm silicon stabilizing substrate (the Ge PMOS gate interface was passivated using 
SiO2/Si layers). Due to the trap-assisted leakage observed in this study and the known 
fact that dislocations generate recombination-generation (R-G) centers, this study also 
indicates that researchers may exploit Aspect-Ratio-Trapping technology more so in the 
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future so as to minimize threading dislocations, their effect on integra ion during 
fabrication, and their effect on both electrical performance and characterization.  
1.2. Present Study: Relaxed Germanium-on-Silicon 
The devices in this study were fabricated on IMEC’s 200 mm silicon pil t line 
and were the Product of Record (POR) throughout this study. The fabrication details are 
summarized in Table 1.2 so as to provide background for the following chapters.  
Table 1.2: Summary of Ge-on-Si PMOS fabrication adapted from [7]. 
1.) Starting Wafers ~2 µm epitaxial undoped Germanium-on-Silicon 
Diameter 200 mm 
Orientation <100> 
Dislocations 1x107 cm-2 and 1x108 cm-2 
2.) Well Implants (P31) VT Adjust 1x10
12 cm-2 90 keV 7° Tilt 
Shallow Well 2.5x1012 cm-2 180 keV 7° Tilt 
Deep Well 1x1013 cm-2 570 keV 7° Tilt 
3.) Layer Anneal 600°C 5 min. N2 
4.) Box Isolation 200 nm CVD SiO2 
5.) Ge Gate Passivation Epitaxial Si 6ML=0.8 nm partially oxidized 
6.) Gate Dielectric 4 nm ALD HfO2 
7.) Gate Metal 10 nm PVD TaN 
100 nm PVD TiN 
8.) Halos (P31) 60 keV 4x1013 cm-2 25° Tilt 
9.) S/D Implant (BF2) Extensions 8x10
14 cm-2 11 keV 7° Tilt 
10.) Spacer 90 nm wide Si3N4 with SiO2 Liner 
11.) S/D Implant (Ge) Pre-amorphization (PAI) 35 keV 
12.) S/D Implant (Boron) HDD 4x1015 cm-2 7.5 keV 7° Tilt 
13.) Activation Anneal 500°C 5 min. N2 
14.) Metallization TiN/Ti/Al/TiN 
15.) Post Metal Anneal 350°C 20 min. H2 anneal with cool down in H2 
 
The device fabrication details discussed in this section are nerly identical and limited to 
the details published in the works of Nicholas et al. [7]. The small differences are 
insignificant when considering the electrical behavior of the large devices (10 µm, 5 µm, 
and 1 µm gate lengths with fixed gate width of 10 µm) in this study. 
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Fabrication started with 200 mm <100> Germanium-on-Silicon wafers obtained 
from ASM. A Ge threading dislocation density between 1x107 cm-2 and 1x108 cm-2 is 
typical of these substrates—as discussed in previous works [7,9]—and as such is 
assumed for the devices investigated in this study. This epitaxial Ge layer is undoped and 
approximately 2.0 µm thick [7,9]. 
The n-well is formed by implanting P31 through a 30 nm screening SiO2 layer in 
three stages. The first stage consists of a threshold adjustment i plant, followed by a 
shallow well implant, concluded with a deep well implant as shown in Table 1.2. The n-
well is annealed at 600°C for 5 minutes in N2 ambient. Note that the n-well is not 
counter-doped as is the case with most silicon CMOS technologies: this is important for 
device isolation and will be discussed in the electrical characterization chapters.  
After n-well formation, a 200 nm SiO2 Box Isolation—field oxide isolation—is 
formed by chemical vapor deposition (CVD) thereby defining the device active region. 
The surface of the active region is passivated with six monolayers (6ML) of epitaxially 
grown silicon (~0.8 nm thick). The Si is partially oxidized with ozonated H2O resulting in 
a final Si thickness of 0.6 nm and SiO2 thickness of 0.4 nm [7]. After forming the SiO2 
layer it is immediately capped with 4 nm of HfO2 [7] using an ASM Pulsar 2000 reactor 
[9] so as to prevent any further oxidation, which is followed by metal gate formation 
using physical vapor deposition (PVD) [7]. The metal gate consists of 10 nm of TaN 
capped by 100 nm of TiN [7]. One should note that active region passivation, Si partial 
oxidation, and HfO2 deposition are done without removing the wafer from vacuum. 
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After defining the gate, halos are formed by implanted P31 so as to control short 
channel effects. The source/drain extensions are formed by implanting BF2 and the 
spacers are formed to a width of 90 nm: they consist of Si3N4 surrounded by a SiO2 liner 
[7] so as to dampen additional stresses as seen by the Ge surface. The highly doped drain 
is then formed by first preamorphizing the germanium surface throug Ge implantation 
and following it with a boron implantation: implanting Ge roughens the source/drain 
surface thereby controlling the subsequent boron implant depth. The junctions are 
annealed at 500°C for 5 minutes in N2. 
Finally, the source drain regions are germanided through nickel deposition and 
anneal. Back end processing consists of a TiN/Ti/Al/Ti metal contact stack [7]. The 
devices are concluded with a final anneal at 350°C for 20 minutes in N2 [7]. The final 
schematic of the fabricated Ge PMOSFET tested in this study is shown in Fig. 1.2.  
 




According to the work of Nicholas et al. [7], the simulated doping concentrations for the 
Well; Halos; Extensions; HDD are approximately 5x1017 cm-3; 5x1019 cm-3; 5x1020 cm-3; 
9x1020 cm-3, respectively [7]. For simulated doping concentration profiles the reader is 
referred to the work of Nicholas et al. [7]. 
 1.2.1. Architecture Modules D1, G3, J2 
Three architectures were evaluated when conducting this study; the are 
commonly referred to as D1, G3, and J2: all three have transistors containing 10 µm gate 
widths. All three architectures have the same source/drain contact a d gate contact layout 
as shown in Fig. 1.3. 
 
Fig. 1.3: 10 µm x 10 µm (L x W) Ge PMOS source/drain contact and gate contact layout. 













The device in the top of Fig. 1.3 is the same as the device in the bottom as noted. As one 
moves device-to-device from left to right the gate length decreases: 10 µm; 5 µm; 1 µm; 
0.8 µm; etc. Note in Figure 1.3 that the drain contact for this 10 µm x 10 µm (L x W) Ge 
PMOS is also the source contact for the neighboring 5 µm x 10 µm (L x W) device. This 
is important when considering the reverse bias source and drain leakages. The 10 µm 
device has in essence one source and two drains, whereas the 5 µm; 1 µm; and 0.8 µm 
devices have two sources and two drains, indicating possible optimization for MOSFET 
leakage performance. 
The differences between the three architectures are in their source/drain areas, 
source/drain contact areas, and distance of source/drain metal contact to gate. The 
differences are listed in Table 1.3. These differences played a significant role in the trap-
assisted leakages as observed in the devices. This will be discussed in Chapter 5.  
Table 1.3: Difference between architectures D1, G3, and J2. 
Arch S/D Area [µm2] S/DContact Area [µm
2] S/DContact to Gate Distance [µm] 
 
D1 2.20x104 2.10x104 1.5 
G3 74 43 3.0 
J2 74 43 1.5 
 
1.3 Statement of Problem and Thesis Contribution 
The investigation presented in this study started in an attempt to identify the 
source(s) leading to an abnormal behavior in CGC when measuring the devices described 
in Section 1.2. Specifically, this unknown behavior was observed as a parasitic 
capacitance during CGC measurement dependent on both applied bias and frequency: this 
is shown in Fig. 1.4. Not only were the sources identified, but their effct minimized by 
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minimizing the Ge-PMOS source/drain area and gate to source/drain-contact distance, 
while maximizing both gate length and measurement frequency. 



























Fig. 1.4: Gate-to-Channel Capacitance (CGC) for two ~10 µm x 10 µm pMOSFETs. Plot 
reveals a large voltage and frequency-dependent parasitic capacitance in channel-
accumulation for the Germanium PMOS resulting in a positive shift in CGC. This 
behavior is contrary to theory as shown by the Silicon PMOS. The source of this behavior 
was unknown prior to this study.    
Fig. 1.4 shows the measurement of two PMOS technologies containing identical 
TiN/TaN/HfO2/SiO2/Si gate stacks as outlined in Section 1.2. The Si-PMOS technology 
behaves as predicted whereas the Ge-PMOS technology has a large voltage and 
frequency-dependent parasitic capacitance resulting in a vertical shift of the CGC curve. 
This raises concern in Ge-PMOS CGC values obtained in high channel-inversion, such as 
those used to evaluate effective oxide thickness (EOT) and in Ge-PMOS CGC values 
obtained in high channel-accumulation, such as those used to quantify overlap 
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capacitance (COV). Prior to this study the parasitic capacitance was removed 
mathematically at each frequency by subtracting the minimum parasitic capacitance 
observed in accumulation at that frequency from the entire CGC curve of that frequency. 
This provided questionable EOT results and no COV information (mathematical 
subtraction results in a COV = 0.0 F) as observed in Chapter 6.   
Initially, during C-V analysis reliable conductance information could not be 
obtained. In all cases conductance was negative. To determine the Ge-PMOS leakage a 
new DC measurement technique was created and called a MOS-Gated-Diod  
measurement. The configuration of this measurement—designed to be similar to the CGC 
configuration as shown in the inset of Fig. 1.4—shorts the Ge-PMOS source to the drain 
and reverse biases them to the well, while sweeping the gate. This allowed leakage 
mechanism evaluation and temperature-dependent analysis. It was found that leakage was 
architecture-dependent: in terms of reverse bias leakage magnitude (IR): IR_D1>IR_G3>IR_J2. 
Using the best device (J2 architecture 10 µm x 10 µm device), activation energy 
extraction at each VG of the MOS-gated-diode measurement indicated which leakage 
components were contributing throughout the CGC measurement. When analyzing the J2 
architecture, results show that a significant amount of trap-assisted leakage (TAL) and 
gate-induced-junction leakage (GIJL) existed at source/drain-to-well reverse biases as 
low as 10 mV. Results also reinforced why conductance information had initially not 
being obtained. 
Obtaining reliable conductance information required the learning of two lessons: 
first, that the parasitic capacitance was chuck-dependent because there was no counter-
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doped well technology and second, that grounding the substrate resulted in conductance 
measurement error. The MOS-gated-diode measurement led the investigator to the cause 
of the conductance measurement error. This study reveals that for obtaining reliable 
conductance information the Ge-PMOS substrate must not be grounded during CGC 
measurement. It was found that grounding the substrate during AC analysis induced a 
compensation error in the C-V unit during measurement which remained—for at 
minimum three re-compensations—thereafter. In extreme cases the capacitance would 
shift to negative values. 
This study links the trap-assisted and gate-induced-junction leakag  mechanisms 
observed during DC analysis to trap-assisted and gate-induced-junction conductance 
observed during AC analysis. As a result the parasitic capacitnce is broken into two 
main components: a frequency-dependent source/well and drain/well trap-assisted 
leakage (TAL) capacitance (CPara_SD) and a frequency-voltage dependent gate-induced-
junction leakage capacitance (CPara_GIJL). A third component due to channel depletion and 
generation by traps is also identified (CIT). TAL was identified as a major leakage 
component instead of Shockley-Read-Hall (SRH), because the activation energy 
extracted during DC analysis was less than half the bandgap of Ge (bandgap of Ge is 
0.66 eV). 
Furthermore, the Conductance Method—first proposed by Nicollian and 
Goetzberger in 1967 for use with capacitors but related to the CGC measurement of this 
study—was used, revealing a Gaussian distribution in conductance versus freq ency 
attributed to trap-conductance. This trap-conductance is found to be geometry and gate-
length dependent. Specifically, data suggest that traps are slower f r J2 architecture 
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10 µm x 10 µm devices and become faster for smaller gate lengths throughout all 
architectures. The trend in trap frequency response also corresponds to the DC leakage 
evaluation performed.  
1.4. Organization of Thesis 
This thesis is broken down into seven chapters so as to better communicate the 
study. Chapter 1 is an introduction and motivation section discussing why researchers are 
interested in Germanium and III-V semiconducting technology and what this echnology 
actually entails. Chapter 2 describes the PMOS CGC measurement setup used in this 
study, what equipment was used and why it was configured in the manner it was. This 
chapter also discusses the parallel model assumption, the role of the high probes, the role 
of the low probes, the CGC regions of operation, and ideal CGC behavior. The 
experimental data in Chapter 2 is normalized so as to explain CGC and support the CGC 
results presented in Chapter 3. 
In Chapter 3 the CGC results are presented for the Ge PMOS devices described in 
Section 1.2 of Chapter 1. The frequency dependence of CGC and conductance are 
discussed. The capacitance and conductance of architectures D1, G3, and J2 are 
measured for 10 µm; 5 µm; 1 µm gate lengths showing the parasitic capacitance behavior 
as a function of both architecture and gate length. The Gaussian distribution of 
conductance versus frequency reveals trap-assisted leakage behavior. Finally, the 
parasitic capacitance is minimized using J2 architecture with 10 µm gate length. Chapter 
4 discuses C-V tool compensation error due to measurement technique: grounding the Ge 
substrate during CGC measurement. 
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Chapter 5 begins by discussing the typical leakage components—diffusion, 
generation/trap-assisted, and gate-induced junction leakage—observed in reverse-biased 
p/n junctions so as to discuss the MOS-Gated-Diode Measurement used in this study. In 
Chapter 5 the source/drain to well leakage components are compared between 
architecture modules and identified on the J2 Module through activation energy 
extraction of the MOS-Gated-Diode measurement.  
Chapter 6 extracts the extrinsic and intrinsic capacitances (CEXT) and (CGCO), 
respectively. A new definition for CEXT is developed in considering the effect of CPara_SD , 
CPara_GIJL, and CIT. This definition relies on proper determination of VFB. From CGCO the 
inversion capacitance is determined and the effective oxide thickness (EOT) extracted. 
This EOT is compared to theoretical. The results do not match. The discrepany is 
explained through inversion layer quantization and compared to results published in 
research. Finally, Chapter 7 is the conclusion of this work in which results are briefly 
revisited along with a discussion of the future work needed to identify and further 
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PMOS Gate-to-Channel Capacitance (CGC) 
Equipment/Measurement 
The goal of this chapter is to describe the C-V equipment configuration used in 
this study, the C-V measurement setup used in this study, and the ideal behavior of 
PMOS Gate-to-Channel Capacitance (CGC) so as to provide background for the deviation 
in Ge-PMOS CGC behavior observed and discussed in the next chapter. During this study 
three equipment configurations were briefly evaluated as shown in Table 2.1. 
Configuration-3 was found to be the best due to both its open compensation (correcting 
for stray admittance due to the test fixture) and short compensatio  (correcting for stray 
impedance due to the test fixture) capabilities [1]. The Keithley K4200 in Configuration-
1 and Configuration-2 allowed for open compensation only. As a result, all CGC 
measurements presented in this study were performed using Configuration-3. 
 
Table 2.1: The three equipment configurations available to measure CGC. 
Configuration Probe Station C-V Meter C-V Control and Data 
Acquisition 
1 Cascade Microtech 
Manual Microchamber 
Agilent 4284A 





Purpose Interface Bus 
(GPIB) 
2 SUSS MicroTec 
PA300PS 
Agilent 4284A Keithley K4200 
through GPIB 
3 SUSS MicroTec 
PA300PS 





Besides the compensation capabilities of Configuration-3 in Table 2.1, it was 
found that the lack of a switching matrix—utilized in both Keithley s tups—provided a 
system with less Unknown Terminal to DUT separation. This meant l ss cable length 
resulting in better cable calibration. Lastly, the Keithley CGC measurement program of 
Configuration-1 and Configuration-2 grounded the Ge-PMOS substrate resulting in C-V 
Meter compensation error. This will be described in more detail in Chapter 4. 
Configuration-3 did not ground the Ge-PMOS substrate. As a result, Configuration-3 will 
be the only configuration discussed in this chapter. 
 
2.1. C-V Equipment and Configuration 
The Suss MicroTec PA300PS probe station used in Configuration-3 of this study 
and shown in Fig. 2.1 is a semi-automatic device characterization tool [2]. Consisting of a 
Semiautomatic Wafer Controller, iVista Microscope, Probe Shield Technology, and 
PH110 SUSS Microtec Micromanipulators, this station is capable of accur tely analyzing 
devices located on single chips or on wafers as large as 300 mm in diameter.  
The Semiautomatic Wafer Controller of the PA300PS allows for both easy 
movement die-to-die and probe lift/drop during measurement (provided the height and 
location of the probe tips inside the probe shield housing are set corrctly to minimize 
contact scratching). This allows one to map the die performance of an entire wafer. The 
iVista Microscope allows one to zoom in on the contacts vertically and view them 
laterally thereby ensuring connection between the probe tip and device contact. The 
Probe Shield Technology provides an environment free from both electromagnetic 
interference (EMI) and radiofrequency interference (RFI) [1, 2], thereby removing the 
 
requirement from an expensive EMI/RFI shielded room. Shielding is extremely important 
when performing precise noise
 
Fig. 2.1: A SUSS Microtec.
 
Aside from the features above, the Probe Station flats on hydraulic feet, thereby 
protecting the wafer and probe tips from minor vibrations, such as in those caused by the 
slamming of a door, making it perfect for time
heater and chiller are attached to the station, allowing temperature
measurements. Finally, the wafer handling system is de igned for wafer fragility [2] 






-free C-V analysis.  
 semiautomatic probe station PA300PS adopted from [2]. 
-d pendent electrical analysis. A chu















The C-V Meter used in this study cons
Precision LCR Meter—
through a General Purpose Interface Bus (GPIB). 
 
Fig. 2.2: Front Panel of the 
from [3] showing location of the Unknown Terminals nd their connection/configuration 
with the Connector Plate through the Coax Cable Extensions. The total cable length (1) is 
composed of the triax cable extensions (2), in connection with the coax cable extensions 
(3) and the probe tips (4). The cable lengths are not to scale. The cable length between (2
3) is exaggerated here for illustration only.
The configuration of the HP
perhaps the most important aspect of the 
measurement accuracy at low and high frequ
© Agilent Technologies, Inc. 
2001. Reproduced and Modified 
with Permission, Courtesy of 
Agilent Technologies, Inc. 
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ists of an Agilent 4284A 20Hz
shown in Fig. 2.2—controlled by a Unix Computer System 
 
Agilent 4284A 20 Hz – 1 MHz Precision LCR Meter adapted 
 
-4284A Unknown Terminals with respect to the probe tips is 
C-V equipment configuration when considering 









calibration of cable length and compensation of stray admittances and impedances due to 
the testing fixture.  
In general the following conditions are sought and labeled in Fig. 2.2 
appropriately. The signal path between the 4284A and the probe tips (1) should be as 
short as possible; High Current (HCUR), High Potential (HPOT), Low Potential (LPOT), and 
Low Current (LCUR) coax extension cables (2) should be as short as possible and they 
should be connected as close as possible to the DUT (3+4); the distance between the 
DUT and the shields of the coax extension cables (4) should be as short a  possible [3]. 
Following these four conditions minimizes the cable length calibration required. This 
minimizes stray capacitive, inductive, and resistive components existing between the 
Unknown Terminals and the probe tips thereby allowing for more accur te open/short 
compensation. By obtaining better parasitic admittance/impedance compensation, one 
may obtain an effective capacitance value as close as possible to the true theoretical value 
of the DUT.  
The terminal configuration shown in Fig. 2.2 is close to one known as a 5-
Terminal Pair Configuration used in typical frequency measurement ranges of 10 mHz – 
100 MHz [1], but different in the fact that, first, it contains two Lw Probe Contacts 
(labeled S and D) and, secondly, it does not contain shield shorting at he end of the coax 
cables near the DUT (4). Shield shorting at the end of the coax cables near the DUT was 
not performed in any measurements conducted within the scope of this study due to the 







2.2. Measurement Setup of Capacitance and Conductance 
To understand how capacitance and conductance are extracted from the DUT, it is 
important to understand the role of impedance. Impedance (Z) is defined as the 
measurement of the total opposition of a device or circuit to AC current flow [1]. When 
measured it exists as a complex quantity containing both real and imaginary quantities 
known as resistance (R) and reactance (X), respectively. Reactance (X) can take on an 
inductive or a capacitive form as shown in Eq. 2.1 and Eq. 2.2, respectively wh reω is 
the angular frequency of the applied signal, Lmat is the material inductance, and Cmat is the 
material capacitance. 
    2	
  	
       (2.1) 
              (2.2) 
If resistance and reactance are in series with one another the impedance is 
measured as the mathematical sum of the two. This is shown as inset (a) of Fig. 2.3.  
 
Fig. 2.3: Impedance (Z) and admittance (Y) representations adopted from [1]. (a) 
Impedance series configuration of resistance (R) and reactance (X). (b) Impedance 
parallel configuration transformed into a simpler expression known as admittance (Y). 
Admittance is composed conductance (G) and susceptance (B).  
(a) 
(b) 
Real and imaginary components 
in series 
Real and imaginary components 
in parallel 
© Agilent Technologies, Inc. 2001. 
Reproduced and Modified with Permission, 




If, on the other hand, these quantities are in parallel to one another—as in the case of 
gate-to-channel capacitance evaluated in this study—impedance is measured as shown in 
the top of inset (b) of Fig. 2.3. In this case it is often much more convenient 
mathematically to consider Admittance (Y) as shown in bottom of this inset.  
 Admittance, as is shown in the bottom of inset (b) of Fig. 2.3 and in Eq. 2.3, is the 
inverse of impedance and is measured in Siemens. Admittance is also a complex 
quantity, composed of both real and imaginary quantities known as conducta ce (G) and 
susceptance (B), respectively.  
               (2.3) 
 There are several methods available to measure the impedance or admittance of a 
DUT. Such include the Bridge, Resonant, I-V, RF I-V, Network Analysis, and Auto 
Balancing Bridge methods. Reference is made to the Agilent Technologies Impedance 
Measurement Handbook [1] for specific details on each of these methods. All have their 
advantages and disadvantages. The Agilent 4284A used in this study uses the Auto-
Balancing Bridge Method.  
 2.2.1. Auto-Balancing Bridge Method 
The Agilent 4284A uses an Auto-Balancing Bridge Method to measure 
impedance of the DUT. The advantage of this method is that, first, it has wide frequency 
coverage (20 Hz – 110 MHz provided the C-V meter supports it); second, it has high 
accuracy over a wide impedance measurement range provided the equipment 
configuration supports it; and third, it is capable of grounded DUT measurement [1]. The 
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main disadvantages are 1.) frequency ranges higher than 110 MHz cannotbe measured 
and 2.) grounded DUT measurements—though possible by grounding the DUT as shown 
in Fig. 2.4—are difficult to perform because the measurement signal current can bypass 
the Low Probe amplifier network shown in Fig. 2.4, which can provide erron ous 
capacitance and conductance values [1]. 
 
Fig. 2.4: Auto-Balancing Bridge Method impedance measurement adapted from [1]. The 
potential at the High Probes (HPC) varies through time as it is the input signal (DC sweep 
with AC signal superimposed). The potential at the Low Probes (LPC) is maintained at 
zero volts: it is called “virtual ground” for current passing through R is balanced with the 
current passing through the DUT using the I-V converter amplifier [1]. The impedance is 
calculated using the voltage at the HPC terminal and the current which crosses the 
resisting network R [1].  
 The most important aspect of the Auto-Balancing Bridge method is the fact that 
the measured impedances—in the case of this study translated to admittance—are only as 
accurate in value and behavior as the assumptions made about the DUT. In the case of the 
Auto-Balancing Bridge, it is assumed when using the parallel model—where the 
conductance and susceptance are parallel to each other resulting in the admittance 
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the Low Probes and, second, that any current flowing into or out of the Low Probe is a 
result of DUT leakage from the high probe. The first case was found to be true in this 
study for DC analysis revealed gate leakage in the 1x10-11 A to 1x10-12 A range. The 
second case was found not to be true and affected the measured impedance which 
translated into non-ideal capacitance and non-ideal conductance behavior. 
2.3. Purpose of CGC, Regions of Operation, and Ideal Behavior 
In order to compare new germanium MOSFET technologies with existing ilicon 
MOSFET technology basic electrical analysis is required. This section will discuss a 
measurement known as Gate-to-Channel Capacitance (CGC), in common use during both 
gate stack characterization and the benchmarking of advanced devices. During gate stack 
characterization, parameters such as Effective Oxide Thickness (EOT), channel threshold 
voltage (VT), and Interface Trap Density (Dit) [4, 5] are commonly sought. During the 
benchmarking of advanced devices, parameters such as External Capacitance (CEXT), 
Effective Channel Length (LEFF), Inversion Charge (Qi), Effective Carrier Mobility (µeff), 
and Saturation Velocity (νsat) [5-9] are commonly sought. 
Due to the wide use of CGC as a foundation for Ge MOSFET characterization—
µeff and νsat require MOSFET IDS versus VGS analysis [7,8], also referred to as Split C-V 
Analysis—CGC accuracy is an extremely important issue. This is especially true at 
smaller channel lengths where the drain and source regions become a significant 
contributor to CGC [6]. During this study the investigator observed that Ge MOSFET CGC 
did not always obey the known behaviors as expected from literature [10], research [4-9, 
11], and as observed in Si MOSFETs containing identical gate stacks [12].  
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In particular, the Ge CGC observed during channel accumulation was frequency-
dependent and larger than expected (in the pF range versus the fF range) [12] resulting in 
a vertical shift in the CGC curve as seen in inversion [12]. The exact reason for this was 
unknown until this study and will be discussed in Chapter 3. To better understand the CGC
measurement let us look at its configuration with a PMOSFET. 
 
2.3.1. Connection to Generic PMOSFET 
 
In this study CGC was measured by connecting the High Probe Contact (HPC) and 
the two Low Probe Contacts (LPCs) – initially shown in Fig. 2.2 – to the MOSFET DUT 
as follows: the HPC is connected to the Gate, one of the LPCs is connected to the Source 
and the other LPC to the Drain. This CGC connection scheme is shown in the (a1; b1; c1; 
a2; b2; c2) insets of Fig. 2.5. The LPCs are kept at virtual ground, meaning that the C-V 
meter senses the LPCs and biases them appropriately to maintain a 0 V bias on the 
Source and Drain. The HPC is swept from accumulation to inversion and vice versa 
while superimposing an AC voltage signal throughout the biasing range. This AC voltage 
signal is used to determine the admittance in the parallel model—composed of a 




Fig. 2.5: Standard CGC connection and measurement for PMOS. Horizontal (a1, b1, c1) 
and vertical (a2, b2, c2) illustrations of HPC (VHIGH) and LPCs (VLOW) connections. 
Normalized CGC Curve (a3, b3, c3) illustrate modes of operation. There are three general 
CGC modes: that at accumulation, depletion, and inversion. 
The result of this CGC connection as measured at accumulation, depletion, and 
inversion of a Si-PMOS is shown in Fig. 2.5. Notice that the CGC capacitance is 
normalized to the maximum capacitance as observed in high inversion so as to illustrate 
the regions of MOSFET operation. In accumulation the capacitance measured between 
the HPC and LPC is illustrated in insets (a1, a2) and shown in inset (a3) of Fig. 2.5. It is 
observed that in accumulation the capacitance is extremely small. During depletion (b1-
b3) the capacitance increases. It is here that the CIT contributes. As the gate is swept to 
inversion as illustrated in insets (c1, c2), the capacitance becomes very large. The 
ACC. DEP. INV. 
 
capacitance in accumulation is typically referred to as the extrinsic capacitance, for most 
of it resides near the peripheries of the MOS channel; whereas that in inversion is 
typically referred to as the intrinsic capacitanc
 
 2.3.2. High Accumulation and High Inversion 
Fig. 2.6 can help explain why the accumulation capaitance is very small when 
compared to the inversion capacitance. Fig. 2.6 illustrates the extrinsic capacitance 
observed in channel accumulation and the intrinsic capa itance observed in channel 
inversion. The gate-to-channel capacitance measured in high inversion is the sum of the 
extrinsic and intrinsic capacitances in parallel.
 
Fig. 2.6: Components of high accu
components of accumulation capacitance and (b) the component of
as adapted from [10]. 
 
Referring to inset (a) of Fig. 2.6, it can be inferred that during accumulation there 
exists no inversion channel. As a result, in accumulation only the capacitances between 
HPC and LPCs are observed. These result from gate overlap with the source/drain (
inner fringing fields between the gate and source/drain (
27 
e, for it resides within the MOS channel.  
 
 
mulation and high inversion capacitance
 inversion capacitance
CIF), outer fringing fields 
 
 





between the gate and source/drain (COF), and top capacitance as seen through the 
insulator between gate and source/drain contact (CTOP). Likewise, inset (b) of Fig. 2.6 
shows that during ideal inversion there exists an inverted channel below the gate 
connecting source to drain. From this connection an additional capacitance betw en the 
HPC and LPCs, known as the inversion capacitance (CGCO), is observed. Assuming the 
inversion layer is at the channel surface, this inversion channel capacitance is considered 
a parallel plate capacitance proportional to the gate area and dielectric constant and 
inversely proportional to the dielectric thickness. This gate-to-channel capacitance (CGC) 
is the sum of the extrinsic and intrinsic capacitance in parallel. 
The ideal CGC—as shown in Eq. 2.4—is the mathematical sum of the ideal 
extrinsic capacitance (CEXT), the ideal inversion capacitance (CGCO), and the ideal 
parasitic capacitance (CPara).  
 
CV, f#|%&'()_+',  C-V#  C./0V#  C1232V, f#   (2.4) 
 
The extrinsic capacitance in Eq. 2.5 is twice the CIF that is gate-bias dependent—
meaning that it is decoupled during inversion—and twice the outer capacitance (CO) that 
is geometry and material dependent as shown in Eq. 2.6.  
C./0V#  2C4%V#  2C-        (2.5) 
 
C-  C0-1  C-%  C-5        (2.6) 
Due to line calibration and open/short compensation error, a small CPara may exist 
throughout the test fixture. This parasitic capacitance—if it exists—can be both 
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frequency and voltage-dependent. It is common to mathematically subtract CPara from 
CGC after measurement. By subtracting CPara from the CGC curve it is quite obvious that 
one removes the COV information while maintaining the CGCO information. Minimizing 
CPara prior to measurement allows one to approach the effective total cap cit nce, which 
provides a near true CGCO and COV.  
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Germanium PMOSFET CGC Measurement 
 
The Ge-PMOS CGC in this study was measured using Configuration-3 as 
discussed in the previous chapter. C-V tool calibration was the same for all data presented 
in this section and is as follows: the HP 4284A cable calibration was set/checked to 
4 meters; the low-voltage and low-current triaxial Unknown Terminals (UTs) were split 
(using two triaxial T-Bars) across two micromanipulators (for separate source and drain 
connection); the high-voltage and high-current triaxial UT was connected to the gate 
micromanipulator; open compensation was performed with the probe tips in he air; short 
compensation was performed using a shorting box. The shorting box required that one 
disconnect the triaxial cables from the micromanipulators. As a result, the finite cable 
length between the triaxial cable-ends and probe tips was never included in the short 
compensated. This can result in small capacitance/admittance error, but that this error 
was not observed in any of the measurements presented in this chapter. 
Ge-PMOS CGC measurement-program setup and data acquisition was the same for 
all Ge-PMOS CGC presented in this study. The parallel capacitance-conductance circuit
mode (Cp-Gp) was selected. The parallel circuit mode was selected knowing that the CGC 
measured in inversion would be in the pF range and expecting that the parallel resistance 
(RP) would be more significant than the series resistance (RS). This turned out to be a 
good assumption in inversion. Each Ge-PMOS was measured using a 30 mV signal level 
with medium integration time: the starting voltage was set at -1.5 V and the ending 
voltage was set at +1.5 V; a step size of 50 mV was used; hysteresi  was not evaluated 
 
for it was not significant in the biasing of this study. Hysteresis evaluation is a source for 
future research.  
3.1. Conductance Method
To identify a conductance signature of interest in this study, the conductance 
method first proposed by Nicollian and Goetzberger in 1967 [1,2] will be briefly 
discussed. The circuit diagram of a MOS capacitor when considering the parallel circuit 
mode used in the conductance method is shown in Fig. 3.1. 
Fig. 3.1: Equivalent circuit for parallel conductance measurements (a) MOS capacitance 
considering additional capacitance due to interface traps, (b) simplified circuit of (a), (c) 
measured circuit adapted from [1].
 It is obvious from Fig. 3.1 that when measuring thecapacitance of a MOS 
capacitor, the measured capacitance (
shown in Eq. 3.1 in series with the parallel capacitance
parallel capacitance shown in Eq. 3.2 is the mathematical sum of both any additional 
substrate capacitance in parallel with any additional i terface trap capacitance present in 





CM) consists of the fixed oxide capacitance (
-conductance (






678  9:;<:;=>:;          (3.1) 
6?  6@  ABCDAB#E         (3.2) 
It must be noted that Eq. 3.2 assumes that the interfacial traps contain a single energy 
level in the bandgap. It is clear from Eq. 3.2 that when dealing with a MOS capacitor, CP 
is directly proportional to both CS and the effective CIT, and that the effective CIT 
increases as the trap time constant decreases.   
 When using the conductance method on a MOS capacitor the interface trap 
density (DIT) can be measured at densities of 10
9 cm-2eV-1 and lower by evaluating the 
conductance (GP) normalized to angular frequency (ω) as shown in Eq. 3.3 [1,2] below. 
GP is in units of S/cm
2. 
FG  HDABIABCDAB#E          (3.3) 
Eq. 3.3 considers the fact that capture and emission of minority carriers—by the traps at a 
single energy level in depletion and weak inversion—occur a few kT/q above and below 
the Fermi level [1]. This fact results in a Gaussian distribution of GP/ω versus ω at fixed 
gate bias. The peak of this distribution has a maximum at ω ≅ 1/τTI  and at that maximum 
DIT  = 2GP/qω [1]. This Gaussian distribution was observed in the CGC of this study and 
is a signature indicating trap-assisted leakage between the high and low probes.
It is important to note that in this study three regions of operation exist—
accumulation, depletion, and inversion—and that Fig. 3.1 could be used during depletion 
assuming low source and drain leakage into the well. In this study, however, large source 
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and drain leakages into the substrate are observed. As a result this Gaussian distribution 
of GP/ω versus ω at fixed gate bias can also occur within the depletion region of the 
source/well and drain/well junctions, should the LPCs not be exactly 0 V. 
3.2. CGC Measured Regions and Observed Behavior 
The first Ge-PMOS devices measured contained D1 architecture, gate lengths of 
10 µm, and gate widths of 10 µm. The capacitance results are shown in Fig. 3.2 and the 
conductance results are shown in Fig. 3.3. In reviewing Fig. 3.2 first note the CGC 
frequency dispersion. The slope of CGC with respect to VG is negative (nearly zero) at 
every frequency in high inversion and positive at every frequency in high accumulation. 
The transition from negative to positive slope occurs within the depletion regime and the 
CGC increase is more dramatic at lower frequencies than at higher frequencies. The 
voltage at 1 MHz—where GGC begins to increase due to the transition between depletion 
and weak inversion—is close to the device threshold voltage and is approximately 
+0.20 V. This moderate threshold voltage is less certain at lower frequencies where the 
interface trap capacitance in depletion/weak inversion begins to increase significantly. 
It is clear that from Fig. 3.2 that a large parasitic CGC exists. There were three 
hypotheses regarding its source—in part because reliable conductace d ta could not be 
obtained—first, that the parasitic capacitance was due to incorrect compensation; second, 
that there was current leakage from gate into source and drain; third, t at there was 
current leakage from source and drain into the well. The first hypot esis was ruled out by 
tedious compensation, the second was ruled out by DC gate leakage an lysis confirming 
leakage in the pA range, and the third was verified by leakage analysis confirming 
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leakage in the µA range. Conductance verified this leakage analysis and will now be 
discussed. 



























Fig. 3.2: CGC for a 10 µm x 10 µm Ge PMOS device containing D1 Module Architecture. 
Gate voltage (VG) is swept from inversion to accumulation and frequency is swept from
1 MHz to 6 kHz showing the CGC frequency dispersion.  
In reviewing Fig. 3.3, the normalized conductance (normalized to angular 
frequency) contains frequency dispersion similar to the capacitance case. This makes 
sense since both capacitance and conductance are derived from admittance. The 
normalized conductance has approximately no slope in inversion, has a positive slope in 
accumulation, and starts to approach exponential behavior in high accumulation. 
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Fig. 3.3: Normalized conductance (GP/ω) for a 10 µm x 10 µm Ge PMOS device 
containing D1 Module Architecture. Gate voltage (VG) is swept from inversion to 
accumulation and frequency is swept from 1 MHz to 6 kHz showing the CGC frequency 
dispersion. 
Fig. 3.3 also contains two distinct regions of operation—in inversion and in 
accumulation. It is clear that there is a conductance into or out of the low probes in 
contact with the source and drain leading to a parasitic capacitance observed in CGC. The 
primary goal of this study was to minimize the parasitic capacitance. This was first done 
by grounding the substrate and eventually followed by floating the substrate while 
decreasing the source/drain area; decreasing the source/drain contact distance from the 
gate; increasing the gate area; maximizing the frequency of measurement. The effect of 




3.3. Parasitic CGC Chuck Dependence 
It was initially found that grounding the substrate to the DUT ground terminal 
resulted in a CGC free of the parasitic capacitance previously observed while the substrate 
was floating. This is shown in Fig. 3.4.  












 1 MHz Ground
 100 kHz Ground
 1 MHz Float      










10x10 µm2 Ge-on-Si PMOS SUBSTRATE
Fig. 3.4: Parasitic CGC removal for a 10 µm x 10 µm Ge-PMOS device containing D1 
Module Architecture. Comparison of substrate floating versus substrate g ounding as 
observed at 100 kHz and 1 MHz.  
From Fig. 3.4 one should note that despite removing the parasitic capacitance through 
substrate grounding the CGC for 1 MHz as observed in depletion/moderate accumulation 
is slightly negative. This negative capacitance results in a questionable CGC curve. After 
discovering this grounding condition it was found that grounding the Ge-PMOS was 
common. The investigator noted that grounding the substrate resulted in negative and 
questionable conductance information.   
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 Before moving on, the difference between the grounded and floating conditions 
for CGC were calculated as shown in Fig. 3.5.  
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10x10 µm2 Ge-on-Si PMOS SUBSTRATE
Fig. 3.5: Difference of CGC 1 MHz & 100 kHz (Float-Ground) calculated at each VG.
Note the linear difference in inversion which increases rapidly in depletion/weak 
accumulation before saturating in high accumulation. 
The difference is shown in Fig. 3.5 and a hypothesis was formed. It was believed that 
current conduction was possible between the well and chuck. To confirm this, the current 
was measured while applying a bias between the front-side well and chuck contacts. The 
results are shown in Fig. 3.6 and compared with the results of a Si-PMOS exhibiting n/p 
well counter-doped isolation, but identical gate stack technology. 
As can be observed in Fig. 3.6 the Ge-PMOS device exhibits a resistiv  behavior 
between the well (n-layer) area and the chuck, whereas its Si-PMOS equivalent exhibits a 
diodic characteristic. This was the first indication that the parasitic capacitance (not 
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observed in the Si-PMOS technology) was not gate stack-related (both Ge and Si-PMOS 
technologies contain identical gate stacks) but well-related.  






























Fig. 3.6: Absolute current leakage from front-side well contact to chuck comparison 
between Ge-PMOS using n-layer well technology and a Si-PMOS equivalent containing 
identical gate stack but using n/p well isolation technology. 
The results of the grounding effect are summarized in Fig. 3.7. The parasitic 
capacitance is broken into two regions in Fig. 3.7—a gate-voltage dependent parasitic 
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10x10 µm2 Ge-on-Si PMOS SUBSTRATE
Fig. 3.7: Difference of CGC 1 MHz & 100 kHz breakdown into CPara1 & CPara2. 
 
CPara1 is due to trap generation leakage current in the space/charge depletion region of the 
source/well and drain/well p/n junctions and CPara2 is due to trap generation leakage 
current under the depleted gate during depletion and gate-induced-junction leakage 
during high accumulation. Grounding the substrate dumps these extra carriers to ground, 
thereby preventing their buildup under the gate and field oxide during C-V measurement. 
3.4. Parasitic CGC Source and Drain Geometry Dependence 
Due to the effect of substrate grounding on conductance measurement, the Ge-
PMOS CGC grounding technique was quickly avoided. This led to the belief that the 
negative conductance initially observed was in essence due to measurement technique, 
not the device. Before proving this and obtaining the correct conductance, it was found 
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that minimizing the source/drain area and source/drain contact distance to gate reduced 
the parasitic CGC. The minimum CGC for these device was observed at VG = 0.4 V 
corresponding to depletion/accumulation (close to the flatband voltage) transition and 




























Fig. 3.8: Minimization of CGC Parasitic Capacitance observed at VG = 0.4 V using J2 
Architecture. 
Fig. 3.8 shows that the J2 architecture contains a minimum parasitic capacitance 
within an acceptable frequency range. This minimum parasitic capacit nce is compared 
to a silicon equivalent containing an identical gate stack in Fig. 3.9. It is obvious that to 
measure CGC, the J2 10 µm x 10 µm device should be selected and measured within a 
frequency range of 100 kHz to 1 MHz. 
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 10x10 µm2 Ge and Si PMOS
 J2 Arch
 Si POR
Fig. 3.9: Extrinsic and parasitic capacitance comparison of J2 to Si POR at VG = 0.4 V 
revealing J2 accumulation capacitance in the fF range. 
Minimization of the CPara is one aspect of this study, but to fully understand and 
ensure that this minimization is truly valid we must understand its or gin. The correct 
capacitance and conductance measurements were conducted using a floating substrate. 
The results for architecture and gate length are shown in the next section. The signature 
of the conductance reveals frequency and gate voltage dependent trap-assisted leakage. 
3.5 Parasitic CGC & Conductance versus Architecture 
Capacitance and conductance measured in the D1 architecture versus gate len th 
is shown in Fig. 3.10. Note that all conductance plots in Fig. 3.10 contain an i set of 
GP/ω versus VG. 
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Fig. 3.10: Capacitance and conductance measurement of D1 architecture for gate lengths 
of (a) 10 µm (b) 5 µm and (c) 1 µm.  
A great deal of information can be obtained from Fig. 3.10 in regards to the D1 
architecture. First, when looking at the D1 10 µm gate length conductance (a2), note that 








distribution does not vary with VG, but its magnitude does. Specifically the higher the 
gate bias in accumulation the greater the normalized conductance as shown in the inset of 
(a2). The fact that this trap level is independent of VG indicates that its location is not at 
the gate/semiconductor interface, but within the source/well and drain/well p/n junction 
depletion regions. Third, note that the peak of the normalized conductance curve versus 
frequency compares with the frequency spread of the parasitic CGC: specifically the 
higher the peak the greater the spread in parasitic capacitance betw en frequencies. This 
is better observed in the D1 architecture with gate length of 1 µm (c1-c2). Fourth, note 
that as the gate length of the D1 architecture decreases the normalized conductance peak 
both decreases and moves to higher frequencies. It seems that the tr ps decrease slightly 
in concentration and become much faster with decreasing gate leng h. It is noted that the 
processing parameters are identical regardless of both geometry and gate length leading 
one to believe that the electric field distribution may be different in each device.  
 From Fig. 3.10 it seems that the gate length has an effect on the trap assisted 
conductance out of and/or into the low probes. This same test was performed for G3 and 
J2 architectures for gate lengths 10 µm; 5 µm; 1 µm as shown in Fig. 3.11 and Fig 3.12, 
respectively.  Both Fig. 3.11 and 3.12 agree with the observations made in Fig. 3.10 for 
the D1 architecture. The fact that the trap assisted conductance is geometry dependent is 
important. There tends to be a decrease in the peak normalized conductance as well as a 
shift to the right when comparing gate lengths for D1, G3, and J2 architectures. This 
could be trap or electric field distribution-related due to the ident cal processing 
parameters versus gate length and architecture. 
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Fig. 3.11: Capacitance and conductance measurement of G3 architecture for gate lengths 
of (a) 10 µm (b) 5 µm and (c) 1 µm. 
In comparing Fig. 3.11 with Fig. 3.10, notice that the normalized conductance 
peak versus frequency starts farther left at the 10 µm device but begins to travel right and 

































































































































































































Fig. 3.12: Capacitance and conductance measurement of J2 architecture for gate lengths 
of (a) 10 µm (b) 5 µm and (c) 1 µm. 
In comparing Fig. 3.12 with Fig. 3.11, notice again that the normalized conducta ce peak 
versus frequency starts farther left at the 10 µm device but begins to travel right and 








not appear, however, even at gate lengths as short as 1 µm. In summary of Fig. 3.10-3.12, 
Table 3.1 reveals that the location of the normalized frequency peak fGMAX is dependent 
on both architecture and gate length. The magnitude is not included sinc not all peaks 
could be found, but it was observed that the normalized conductance tended to decrease 
with a decrease in gate area. 
Table 3.1: Summary of approx. peak conductance location and magnitude for Fig. 3.10-3.12. 
  Architecture 
Parameter LG [µm] D1 G3 J2 
fGMax [kHz] 10 6.2 <2.0 <<<2.0 
5 8.6 4.9 <<2.0 
1 10.9 8.6 <2.0 
GP/ω [pS*sec] 
Taken at fGMAX; VG 
= -1.5 V 
10 1.2 NA NA 
5 1.1 1.3 NA 
1 1.0 1.2 NA 
 
Overall, it is observed that the reason J2 architecture out-performs both D1 and 
G3 resides in the fact that during C-V analysis fGMAX is farther from the 100 kHz–1 MHz 
frequency of interest as shown in Table 3.1. There is also a tendency for the peak of this 
normalized conductance to increase as one fixes the gate length and moves from D1 to 
G3 to J2. The reason for this is unknown and more data is needed to create a definitive 
comparison. DC analysis and activation energy extraction will reveal why these trap-
assisted leakage components are constant in inversion, increase slightly when 
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CGC Technique Affecting Conductance 
 
Earlier, the effect of substrate grounding was briefly discus ed. Specifically, it 
was noted that substrate grounding removed the parasitic CGC behavior observed during 
Ge-PMOS CGC measurement. During CGC evaluation the investigator had a difficult time 
obtaining well-behaved conductance data. The conductance data was occ sionally 
negative and contained discontinuities when plotted versus both frequency and voltage.  
Over a period of time, similarities were noticed when measuring the conductance 
of MOS InGaAs dot capacitors. During measurement the interfacial quality of the MOS 
InGaAs dot capacitors was quantified using the conductance method [1] and as a result 
interested was paid to both the conductance and the capacitance data. It w s noticed that 
discontinuities would occasionally appear in the conductance versus frequency and 
voltage data, indicating measurement error. The response was to move to a different C-V 
unit and re-measure the device of interest. This was time consuming—the conductance 
method for III-V’s utilizes temperature-dependent analysis to observe DIT distribution 
within the semiconductor bandgap—and furthermore did not address the source of 
measurement error. 
A distribution in measurement error with respect to C-V tool was noticed by the 
investigator. Specifically, it was noted that for C-V units closer to the Keithley setup 
negative and discontinuous conductance behavior occurred more often than for those 
farther from the Keithley setup. The Keithley setup CGC program default was to ground 
the Ge-PMOS substrate during measurement. Around this time the investigator ruled out 
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parasitic CGC due to gate leakage from the high probe into the low probes, and ruled out 
C-V calibration error. The only other hypothesis was that leakage from the source and 
drain into the well induced the parasitic CGC. DC analysis confirmed this. To obtain 
reliable conductance data during AC analysis the investigator hypothesized that 
grounding the Ge-PMOS substrate had been inducing the measurement error all along. 
For this hypothesis to be correct, the induced error would have to be observed and remain 
for a short time after both removing the substrate ground and after performing short/open 
compensation: CGC was measured previously while floating the substrate after open/short 
compensation and negative discontinuous conductance data was observed. 
4.1. Grounding Germanium Substrate 
To prove this hypothesis the investigator reserved a different C-V unit identical to 
Configuration-3. The setup and calibration procedures were kept identical to those used 
to measure CGC as discussed in the previous chapter. The Ge-PMOS 10 µm x 10 µm D1 
architecture was tested while maintaining a floating substrate. Well-behaved conductance 
data were obtained. The investigator grounded the chuck and found that doing so induced 
negative discontinuous conductance data. After this the chuck was left floating and CGC 
measured again. The negative and discontinuous conductance behavior remaned. Open 
and short compensations were performed and the device measured again. It took three 
open and short compensations to remove the negative discontinuous conductance 






















































































































































































































































Fig. 4.1: Grounding substrate effect. Measurement of Ge-PMOS with floating substrate 
(a1) G/Aω and (a2) CGC; grounded substrate (b1) G/Aω and (b2) CGC; floating substrate 
after three open/short compensations (c1) G/Aω and (c2) CGC. 
Before moving on to the mathematical difference between the floating substrate 








G/Aω and CGC, let us review Fig. 4.1 (a1) through (c2). Note first that (a1), (b1), and (c1) 
are plots of G/Aω versus frequency; that (a2), (b2), (c2) are plots of CGC versus 
frequency; and that all contain insets of either G/Aω versus VG or CGC versus VG. Note 
also that the result trend from top to bottom is the same as the measurement trend 
discussed in the previous paragraph.  
Fig. 4.1 (a1) and (a2) show that when floating the substrate, well-behaved 
conductance data is obtained despite a large parasitic CGC existing. Fig. 4.1 (b1) and (b2) 
show that grounding the substrate removes the parasitic CGC yet induces negative 
conductance especially in high accumulation. Fig. 4.1 (c1) and (c2) show that even after 
open/short re-compensation the grounding effect induces additional G/Aω and CGC noise 
previously not present. This noise is more apparent on the G/Aω versus VG and CGC 
versus VG plots.  
These results show that the measurement technique can influence the r sults 
presented by the C-V tool. It affects both the capacitance and conductance results, which 
last for at least three re-compensations thereafter. One should note that his test was done 
on the leakiest architecture (D1) and that it was done only once t prove the effect. C-V 
units closest to the Keithley exhibited this effect. Specifically, the entire conductance 
curve was shifted negative (not just that in high accumulation and partially in high 
inversion) and in some cases the C-V curve was shifted towards the negative regime as 
well. Data shows that this effect tends to be manifested to a greater degree in conductance 
than in capacitance, indicating that conductance extraction is more sensitive to tool 
variation than capacitance extraction.   
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From Fig. 4.1 one should note that the conductance of (b1) changes sharply with 
both applied frequency, due to the ability of traps to respond to the measurement 
frequency, and applied gate bias, due to the activation of channel generatio  
(0 V < VG < ~0.5 V) and gate-induced-junction leakage in high accumulation. The 
negative conductance indicates the presence of an extremely low impedance as observed 
by the low probes. Specifically, current is flowing out of the low probes and into ground.  
It is believed that the discontinuities observed at 100 kHz for G/Aω and CGC in 
Fig. 4.1 (b1, b2) result from a mismatch in the measured verses expected impedance 
values at the frequency range of interest. Specifically, a low impedance is measured when 
a high impedance is expected by the ranging resistor at the frequency range of interest, 
resulting in a slip or discontinuity in the impedance data used to calculate conductance 
and capacitance [2]. There are 7-10 measurement ranges present in the C-V unit to 
measure impedance from low to high values as shown in Fig. 4.2 [2]. 
 
Fig. 4.2: Ranging function adopted from [2]. The ranging function is used to measur  
impedance from low to high values in the auto-balancing bridge method.  
This ranging function is present in this C-V unit and allows the instrument to 
automatically select the appropriate impedance range of the DUT at each frequency 
© Agilent Technologies, Inc. 2001. 
Reproduced and Modified with Permission, 
Courtesy of Agilent Technologies, Inc. 
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during measurement [2]. This ensures that the maximum signal level is fed to the analog-
to-digital (A/D) converter thereby providing the highest signal-to-noise ratio for 
measurement accuracy [2]. Its fault during CGC ground helps explain why the data of Fig. 
4.1 (c1) and (c2) is more noisy after grounding than before grounding and helps explain 
why one could observed slips in the conductance data during measurement. Future work 
is needed to determine if there is a need to correct for any compensation error induced 
during grounding. The manual indicates one should set the impedance range m ually to 
the range that measures the higher impedance [2]. Further resea ch is required to perform 
this task.  
 4.1.1. Negative Conductance-Capacitance Effect 
After discovering the source of slips and negative conductance—Ge PMOS 
substrate grounding during CGC measurement—the investigator sought to determine how 
much variation existed in G/Aω and CGC when comparing results before grounding to 
results after grounding. Fig. 4.3 (a1) was created by subtracting G/Aω before grounding 
from G/Aω after grounding. Fig. 4.3 (a2) was created by subtracting CGC before 
grounding from CGC after grounding. The insets of each are plotted versus gate voltage. 
Fig. 4.3 (b1) is a contour plot of (a1) where G/Aω is in arbitrary units and (b2) is a 
contour plot of (a2) where CGC is in arbitrary units. 
First, note in Fig. 4.3 (a1) that the difference in G/Aω trends negative to both 
lower frequencies and higher gate voltage and trends positive to both higher frequencies 
and negative gate voltages. This artifact results in a stretching of the G/Aω plot by nearly 
0.4 µS*sec/cm2 tip-to-tip, which is relatively large considering the 0-3 µS*sec/cm2 range 
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observed in Fig. 4.3 (a1). This stretching effect is shown in Fig. 4.3 (b1) using arbitrary 












































































Fig. 4.3: Difference calculation for (a1) G/Aω and (a2) CGC. Floating substrate data 
subtracted from floating-substrate-after-grounding. Contour plots (b1) G/Aω [arbitrary 
units] and (b2) CGC [arbitrary units] versus log(frequency) and gate voltage [V].   
 
Second, note in Fig. 4.3 (a2) that the difference in CGC trends positive to both 
lower frequencies and lower gate voltages and trends negative to both higher frequencies 
and higher gate voltages. This artifact results in a stretching of the CGC plot by nearly 
(a1) (a2) 
(b1) (b2) Log(f) Log(f) 
VG [V] VG [V] 
G/Aω [AU] CGC [AU] 
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0.25 pF, which is relatively large when considering both the 0-2 pF range observed in 
Fig. 4.3 (a2) and the expected fF overlap capacitance magnitude. This stretching effect is 
shown in Fig. 4.3 (b2) using arbitrary units for graphical purposes only. One should note 
that these observations are relevant for this study only and further information is needed 
to quantify the extent and degree of this behavior if any. The results of this chapter show 
that grounding the Ge-PMOS substrate during CGC measurement should be avoided and 
also reveals a realm of future work: namely, possible removal of this Ge-PMOS CGC 
grounding artifact observed as a possible distortion of the conductance and apacitance 
curves.  
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IMEC Germanium PMOSFET Source-Drain Leakage 
 
Throughout the last three decades, technological innovation has resulted in a 
steady reduction in MOSFET dimensions. This came to first light in 1972 when Robert 
Dennard proposed the Constant Electric Field scaling criterion: a self-consistent 
methodology for scaling the lateral dimensions, vertical dimensions, doping levels, and 
operating voltages (keeping the source-to-drain electric field constant) of silicon-based 
MOSFETs so as to avoid short-channel effects. Officially adopted by industry in 1974—
when Robert Dennard demonstrated scaling to the 0.5 µm node—and used to date, this 
scaling criterion has provided silicon-based CMOS technology of higher density and 
performance. Current research shows, however, that continued scaling to the nanometer 
regime is resulting in larger leakage currents, leading to greate  power dissipation in 
CMOS circuit technology [1].  
As has been discussed, researchers are investigating the replacement of Si-PMOS 
with Ge-PMOS in an attempt to achieve the 2109 µΑ/µm drive current forecast at the 
32 nm node [2]. Germanium has half the bandgap of silicon (0.66 eV for Ge versus 
1.12 eV), has an intrinsic carrier concentration three orders of magnitude greater than 
silicon (2.0 x 1013 cm-3 versus 1.0 x 1010 cm-3), and when utilized in MOS technology 
often exploits exotic high-κ dielectric gate stacks. This combination makes germanium 
more susceptible to typical current leakage mechanisms observed in silicon CMOS 
technology. As a result, current leakage consideration of these new Ge-PMOS devices is 
of great concern. 
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In this study, the reverse bias p/n junction leakage mechanism of the Ge-PMOS 
source-and-drain are compared between D1, G3, and J2 architectures containing gate 
lengths of 10 µm and gate widths of 10 µm. A MOS-Gated-Diode measurement is 
developed and the leakage mechanisms are compared (in inversion, depletion, and 
accumulation) for these devices. Low gate-oxide tunneling leakage (in the pA range) was 
confirmed for all architectures and was subsequently ignored. The MOS-Gated-Diode 
current leakage mechanisms are confirmed for the best device through activation energy 
EA extraction. Extraction of EA indicated which current components dominated each 
mechanism. To better understand the Ge-PMOS current leakages observed in this study, 
one must first identify the seven transistor leakage mechanisms and understand why three 
of them are of interest.  
5.1. Transistor Leakage Mechanisms 
Research indicates that there are six main transistor leakag  mechanisms as 
shown in Fig. 5.1: p/n junction reverse-bias current leakage (I1); subthreshold leakage 
(I2); gate-oxide tunneling leakage (I3); hot carrier substrate-to-gate injection (I4); gate-
induced drain leakage (I5); punchthrough (I6) [1]. In this study there are seven main 
transistor leakage mechanisms. The seventh is due to surface generation leakage under 




Fig. 5.1: The six transistor current leakage mechanisms according to research adapted 
from [1]. 
This study focuses on the primary leakage mechanisms observed in Ge PMOS 
while performing the gate-to-channel capacitance (CGC) measurement. During the CGC 
measurement the source and drain are shorted together and kept at ~0 V while the gate is 
swept from accumulation to inversion and vice versa. The CGC is measured between the 
gate-contact and source/drain-contact regions. As a result the leakage mechanisms of 
interest do not involve current transport from source to drain. A DC MOS configuration 
equivalent to the AC MOS configuration used during CGC analysis has been developed in 
this study and is called a MOS Gated Diode configuration. In the MOS Gated Diode 
configuration, the source and drain are shorted together and reverse-biased to the well 
while sweeping the gate. Current is measured from both the gate prob  and source/drain 
probe into the well. 
The MOS Gated Diode configuration in conjunction with the fact that gate-oxide 
tunneling leakage was found to be in the pA range results in three main leakage 
mechanisms of concern: the reverse bias p/n junction (source/well and drain/well) 
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leakage due to generation (2I1), surface generation leakage under the gate (I7) during 
channel depletion, and field induced junction leakage (2I5) during channel accumulation. 
These leakage mechanisms are shown in Fig. 5.2.  
 
Fig. 5.2: The three primary transistor current leakage mechanisms observed in this study 
using the MOS Gated Diode configuration. Figure is based on [1]. 
To better understand the leakage components present in each mechanism, this 
section will focus on individual explanation of reverse-bias current leakage (I1), surface 
generation leakage (I7) during channel depletion, and gate-induced drain leakage (I5) 
during channel accumulation. These are the dominant leakage mechanisms (in and 
beyond the µA range) examined in this study which contributed to the observed CGC 
deviations.  
5.1.1. P/N Junction Reverse Bias Leakage (I1) 
During typical MOSFET operation, the drain and source junctions are reverse 
biased to the well [1]. This results in a reverse-bias p/n junction leakage (I1). Let us 
assume that each p/n junction contains moderate doping and reverse bias (so as to avoid 










recombination-generation (GL) current. Such a p/n junction will contain two main leakage 
components in reverse bias: the first, according to ideal diode theory, is a minority carrier 
drift-diffusion leakage current (JDrift-Diff ) near the edge of the p/n junction depletion region 
[1, 3-7], and the second, according to Shockley-Read-Hall (SRH) theory, is a thermal 
electron-hole pair recombination-generation leakage current (JSRH) within the p/n junction 
depletion region [1, 3-7]. This is shown below in Eq. 5.1, Eq. 5.2, and Eq. 5.3, 
respectively. 
JK  JILM
NIM  J@KO        (5.1) 
JILM
NIM  JIM PQRS TU V 1X ;  Y  Z>H      (5.2) 
J@KO  H[\D] ^ _ `a
bS cU Nd
`Cbe\fbSc ghihGEh] abS EcU d
j      (5.3) 
where, 
 JIM  k PIii [\ElS  IGG [\ElmX       (5.4) 
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oBp XqiDi       IGG  nP
oBp XqGDG        (5.4a)  
rM  gssRQtuPNv] Z>U X       (5.4b) 
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 ^  z9{<:H PlSClmlSlm X |}M V |=#~ U       (5.4d) 
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 |}M  Yr PlSlm[\E X         (5.4e) 
In reviewing Eq. 5.1-5.4e, JDiff is the diffusion current density, VA is the applied 
bias, k is Boltzmann’s constant, T is temperature in Kelvin, q is electronic charge, A is the 
diode area, DN and DP are the electron and hole diffusion coefficients, respectively, LN 
and LP are the minority carrier diffusion lengths for electrons and holes, respectively, NA 
and ND are the total number of acceptors and donors, respectively, ni is the intrinsic 
carrier concentration, Ei is the intrinsic energy level, EG is the bandgap, µP and µN are the 
minority carrier hole and electron mobilities, respectively, τP and τN are the minority 
carrier hole and electron lifetimes respectively, NC and NV are the effective density of 
states for the conduction and valance band, respectively, τG is the generation lifetime, W 
is the depletion width, Vbi is the built-in potential, and ET is the interface trap level 
energy. 
 Reverse biasing Eq. 5.2-5.3 beyond -3kT/q results in a reverse bias current density 
dependent on diffusion as shown in Eq. 5.5 and on generation as shown in Eq. 5.6.  
JILMNIM  JIM PQRS TU V 1X RS  NT  VJIM  VkrM P IiilS  IGGlmX (5.5) 
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The final simplified expression for reverse-bias p/n junction leakage is shown in Eq. 5.7. 
 JK|RS  Nφ  JIM  J@KO  VkrM  lm nP
oBp XqGDG  lS nP
oBp XqiDi  V krM D] (5.7) 
From simplification it is quite obvious that the drift and recombination currents decay to 
zero when sufficient reverse bias is applied (VA < -3kT/q for the Ge p/n diodes). In 
reviewing Eq. 5.7 one should note the following:  
i. JR is highly semiconductor type-dependent due to the JDiff ∝ ni
2 and JSRH ∝ ni 
dependence 
a. At 300K the ni of Si is 1 x 10
10 cm-3 and that of Ge is 2.0 x 1013 cm-3  
b. The reverse bias diffusion current density JDiff for Ge diodes is expected to 
be 106 times larger than that observed in Si diodes [3] 
ii.  The relative significance of JDiff and JSRH tends to be semiconductor-type 
dependent due to JDiff  ∝ ni
2 versus JSRH ∝ ni  
a. Theoretically, for Si and GaAs p/n diodes with low ni, JSRH should 
dominate  
b. Theoretically, for Ge p/n diodes with high ni, JDiff should dominate  
iii.  JR is inversely proportional to τN; τP; τG 
iv. Since JDiff ∝ ni
2 ∝ exp(-EG/kT) and JSRH ∝ ni ∝ exp(-EG/2kT)  
a. One can determine the dominant leakage component by measuring the 
reverse bias leakage current versus temperature 
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b. Extracting the slope of ln|JR| versus 1/kT at low and high temperatures 
results in activation energy extraction of the dominant leakage current 
component 
c. At higher temperatures JDiff is expected to dominate due to ni2 
Of main interest is the non-ideal generation current component pr sent in the p/n junction 
depletion region of I1 and present during channel depletion (I7). 
5.1.2. Surface Generation Leakage (I7) 
Surface Generation Leakage (I7) during channel depletion is dominated by a 
generation component (JSRH-Chan) and requires that the source or drain be reverse biased to 
the well. An explanation of generation leakage is needed. In an ideal case, the energy 
band diagram of a perfect single crystal semiconductor consists of a conduction and 
valance band with no energy levels in between. Practically, however, single crystal 
semiconductors contain foreign atoms and crystalline defects—metallic impurities; 
crystal imperfections; dislocations; stacking faults; precipitates; vacancies; interstitials—
which perturb the crystal periodicity. As has been discussed, dislocatons exist in the 
relaxed-germanium on silicon substrate used to fabricate the Ge-PMOS of this study. 
When this occurs, discrete energy levels are introduced into the bandgap as shown in 
Fig. 5.3.  
 
Fig. 5.3: Electron energy band diagram for Ge with deep
electron capture; (b) electron
[8]. 
 
Each of the four lines at the discrete energy level 
defect. When such defects exist close to mid gap they are referred to as recombination
generation (R-G) centers. These R
as recombination centers when there are an excess of carriers in th
generation centers when there are a depletion of carriers in the semiconductor. When the 
carrier density drops below its equilibrium value 
biased space-charge region of a p/n junction or as in the
of a MOS capacitor—generation dominates. 
Ideally in Fig. 5.3
and generation as event (b) followed by event (d) [5]. A third event exists in which 
neither generation or recombination occurs: this is called a trapping event and is 
considered event (a) followed by (b) or event (c) followed by (d)
this process occurs can be affected by the presence of large electric fields common in 
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-level impurities detailing: (a) 
 emission; (c) hole capture; (d) hole emission. Adapted from 
ET in Fig. 5.3
-G centers tend to lie deep within the bandgap
e semiconductor and as 
ni (np < ni
2)—such as in the
depleted semiconductor
 
 one may view recombination as event (a) followed by event (c) 
 [5]. The ease in which 
 






highly doped and abrupt p/n junctions (
enhancement is shown i  Fig. 5.4
Fig. 5.4: Electron generation mechanisms adopted from [8] for (a) SRH, (b) Poole
Frenkel (PF), (c) Phonon
The dashed line indicates the Coulombic Well and the solid line the Dirac well [8]. The 
energy difference E is the energy difference between th  trap state and the conduction 
band; ∆E is the energy difference due to Poole
In this study a SRH generation current 
approximately EG/2 within the bandgap (activation energy extraction will help determine 
this). R-G centers behave as discussed when near mid gap. When a generation current 
occurs at less than EG/2 it will be identified as a trap assisted leakage (
assisted by the Poole-Frenkel effect (lo
tunneling (PAT), or trap
than PAT [8].  
5.1.3. Gate Induced Drain Leakage (
Gate-induced drain leakage (GIDL) 
inversion of the drain extension
resulting in the conduction of minority carriers from the drain to the channel through 
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Emax > 1 x 10
6 V/cm) [1,6]. Generation current 
. 
-assisted tunneling (PAT), (d) Trap-to-band tunneling (TBT),. 
-Fr nkel barrier lowering [8].
JSRH will be identified when it occurs 
JTAL
wering of the Coulombic well), p
-to-band tunneling (TBT). TBT requires a larger electric
I5) 
I5 is a leakage mechanism that results from 








PAT, TBT, BTBT, and in the extreme case 
is shown in Fig. 5.5 in inset (b)
twice the GIDL. 
Fig. 5.5: Gate-Induced Junction Leakage 
(GIDL). (GIJL) inset (a) is tw
provided the source and drain are shorted to one another and considered identical in 
nature. Adapted from [10].
 
For GIDL to happen the drain must be reverse biased to the well. In the case of Ge
PMOS, as the gate is biased to form an acc
carrier electrons are attracted to the channel surface orming a n+ region. This n+ region 
behaves as a region more highly doped than the underlying substrate [1]. As majority 
carriers continue to accumulate at the channel surface the depletion width at the surface 
separating the channel from the drain begin
highlighted in inset (a) and shown in detail in inset (b). This can be shown thro
Eq. 5.4d with fixed applied bias. A
Space Charge Region
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avalanche [1,10]. A figure illu
: Gate-Induced-Junction leakage (GIJL) is 
(GIJL) versus Gate-Induced Drain Leakage 
ice the gate-induced drain leakage (GIDL) of inset (b) 
 
umulation layer in the channel, 
s to decrease as shown in Fig. 5.5
s either side of the p/n junction appear more highly 
 
PMOS Transistor GIDL versus GIJL 
strating GIDL 








doped, the NDNA product in the denominator increases rapidly resulting in a rapid 
decrease in the depletion width W.
As majority carriers continue to accumulate in the channel, the surface-depletion 
width separating the channel from the drain continues to decrease resulting in an increase 
in the electric field between them [1]. While this is occurring the gate region begins to 
deplete the drain region directly below it. This overlap region can become inverted in the 
worse case, which causes even more field crowding, thereby increasing the possibility of 
tunneling and in the extreme case avalanche [1]. When the drain is inverted enough and 
the tunneling probability great, the minority n++ electrons created in the drain tunnel or 
avalanche laterally to the n+ region in the channel after which they are swept to the n- 
region of the well.  
The effect of GIDL with respect to drain/well doping is complicated. Research 
shows that GIDL is worse for devices containing moderate doping where t  electric 
field between the drain-well and the depletion width tunneling volume are considerable 
[1]. This occurs for moderately doped non-abrupt p/n junctions. In this study, the source 
and drain are shorted together and swept through reverse bias, while stepping the gate to 
high accumulation. The observed effect is called Gate-Induced-Junction Leakage (GIJL) 
as shown in Fig. 5.5 (a) because it occurs at the surface of both the source/well and 
drain/well junctions. Both source and drain are identical and as a result GIJL (JGIJL) is 





5.2. MOS-Gated-Diode and Expected Trend 
Now that p/n junction leakage (I1), surface generation leakage (I7) during channel 
depletion, and GIDL (I5) during channel accumulation have been discussed, the reverse-
bias leakage mechanisms expected during MOS-Gate-Diode measurement as a function 
of VG and, as a result, expected during CGC can be listed. One should note that to 
effectively model the devices in this study, one would have to modify the multiplication 
coefficient of each component so as to account for the multiple source and drain contacts 
due to metallization as was discussed in Chapter 1. The devices in thi study will not be 
modeled. As a result, MOSFETs containing a single source and single drain are 
considered for simplicity. 
 JK|F#|RS  N φ  2JIM  2J@KOΓ  J@KON	[|F#  JF|F#  (5.8) 
Notice from Eq. 5.8 at fixed VA (VA < -3ϕ and one would expect all leakage 
components to increase in absolute magnitude with increasing reverse bias) that the JDIFF 
and JSRH are independent of VG; that a multiplication factor Γ has been used to account 
for additional generation current due to high electric field inducing FP, PAT, and TBT 
mechanisms [8]; that JSRH-Chan is dependent on VG and will only occur during channel 
depletion; that JGIJL is dependent on VG and will only occur in high accumulation. The 
MOSFET in inversion, depletion, and accumulation and the resulting current is illustrated 




Fig. 5.6: Three regions of operation for MOS-Gated-Diode leakage. 
 
5.3. Experimental Results 
5.3.1. Source/Drain-to-Well Reverse Bias Leakage (2I1) 
Experimentally, the reverse bias diode current I was evaluated for three 
10 µm x 10 µm Ge PMOS architectures (D1; G3; J2) by shorting the source and drain 
together, sweeping the source/drain-to-well from 0.2 V to -1.0 V in increments of 20 mV, 
and measuring the resulting ID&S-Well current using a Keithley K4200 parameter analyzer. 


































































Fig. 5.7: Reverse-bias source/drain-to-well leakage of three 10 µm x 10 µm Ge PMOS 
architectures D1, G3, and J2.  
 
Note that the absolute reverse bias IS&D-Well current, is approximately one order of 
magnitude lower for the J2 architecture than the D1 architecture. I  also shows that the 
leakage is more than source/drain area-dependent: the G3 and J2 architectures have the 
same source/drain area and perimeter, and the same contact area. The only difference 
between J2 and G3 is the source/drain contact distance from the gate r gion—1.5 µm for 
J2 versus 3.0 µm for G3 as illustrated in Chapter 1.  
The reverse-bias source/drain-well leakage current of J2 is slightly greater than 
1 µA in magnitude at a reverse bias of -1.0 V. This is six orders of magnitude greater 
than similar silicon CMOS technologies, which tend to exhibit revers-bias leakage 
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currents in the pA range. Fig. 5.7 reveals that when performing typical CGC analysis, the 
J2 architecture should be sought. This figure also raises a question: what is the dominant 
leakage component of the J2 architecture? Why does the source/drain contact distance 
from the gate affect the reverse bias leakage?  
5.3.2. Gate-Induced Junction Leakage (2I5) 
Gate-induced-junction leakage analysis was performed on the worse and best 
architectures observed in the leakage results shown in Fig. 5.7 ofthis study: architectures 
D1 and J2, respectively. Similar 10 µm x 10 µm Ge PMOS devices as shown in Fig. 5.7 
were analyzed. The source and drain were shorted together and swept from 0.2 V to -
1.0 V in increments of 20 mV while stepping the gate voltage from 0 V to 1.5 V in 
increments of 0.5 V using a Keithley K4200 parameter analyzer. The results are shown in 
Fig. 5.8.  
The reverse-bias leakage of each device increases as gate voltge increases. This 
behavior is easily observed at reverse biases as low as 100 mV. Second, the fact that the 
GIJL increase is more rapid for the J2 architecture than the D1 architecture indicates that 
the D1 architecture may already contain a significant amount of tunneling or avalanche 
leakage. Third, at a high source/drain-to-well reverse bias of 1.0 V the observed leakage 
currents for D1 and J2 are very close at 935 µA, and 769 µA, respectively indicating that 
J2 barely outperforms D1 in extreme reverse bias case. One should note that typical MOS 
operation of these devices occurs at a drain/well reverse bias of 1.5 V [9]! 
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Fig. 5.8: GIJL of two 10 µm x 10 µm Ge PMOS devices: D1 and J2. The source and 
drain are shorted together and swept from -1.0 V to 0.2 V while stepping the a e from 
0 V to 1.5 V. Note that as the VG increases the reverse bias source/drain-to-well leakage 
increases.  
 
5.3.3. MOS-Gated-Diode Results 
Gate-induced-junction leakage has been identified in Fig. 5.8. Of interest is the 
source-and-drain leakage at fixed VD&S-Well as a function of gate bias. This was evaluated 
on 10 µm x 10 µm Ge PMOS devices architectures D1, G3, and J2. The source and drain 
were shorted together and reverse biased at 100 mV while sweeping the gate voltage 
from -1.5 V to 1.5 V in increments of 0.1 V using a Keithley K4200 parameter analyzer. 
The results are shown in Fig. 5.9.  
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Fig. 5.9: MOS-Gated-Diode configuration showing ID&S-Well leakage and GIJL.  
 
Note again from Fig. 5.9 that the ID&S-Well leakage for D1>G3>J2 for all values of 
VG. When comparing J2 architecture to D1 architecture the leakage difference is again 
about one order of magnitude. Note that the spread between G3 and J2 is greater in 
inversion and decreases in the GIJL region as VG approaches 1.5 V. From Fig. 5.9 one 
can observe the constant leakage trend from high inversion (VG = -1.5 V) to VG = 0 V 
after which the leakage tends to increase rapidly due to channel depleted surface 
generation and to drop when entering accumulation. The location of the peak within this 
transition indicates the beginning of transition from inversion-to-depletion/depletion-to-
accumulation: VPeak = ~0.15 V. Flatband voltage can be determined to be VFB = ~0.5 V. 
GIJL takes off rapidly after 1.0 V for all architectures. It is clear that much leakage exists 
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between the source-well and drain-well junctions. One should ask: how little reverse bias 
is needed to avoid this leakage effect? Is a reverse bias of 100 mV too much?  
To answer this question the most stable (less leaky) J2 architecture was analyzed. 
The source and drain were shorted together and reverse biased to the well. The reverse 
bias was then stepped from 100 mV to 10 mV in steps of 10 mV while sweping the gate 
voltage from -1.5 V to 1.5 V in increments of 0.1 V using a Keithley K4200 parameter 
analyzer. The results are shown in Fig. 5.10. 






























Fig. 5.10: MOS-Gated-Diode configuration showing ID&S-Well leakage and GIJL stability. 
Substantial ID&S-Well leakage and GIJL occurs as low as 10 mV reverse bias. 
Fig. 5.10 reveals that substantial ID&S-Well leakage, channel depleted surface 
generation, and GIJL occur for VD&S-Well reverse biases as low as 10 mV. Special note 
should be paid to the apparent spike in leakage at VG = 0.15 V indicating the transition 
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from inversion-to-depletion/depletion-to-accumulation. To place this leakage in 
perspective one should note that typical Ge-MOS transistor operation occurs while 
reverse biasing the drain at 1.5 V [9]! Activation energy extraction of the J2 leakage at 
each VG will indicate which components (JDIFF, JSRH, JTAL) dominate at VA = -100 mV.   
5.3.4. Activation Energy Extraction 
As one may recall from Eq. 5.7 in this chapter: JDIFF ∝ ni
2 and JSRH ∝ ni. As a 
result one may write the temperature dependence proportionalities as shown in Eq. 5.9 
and Eq. 5.9a. 
JI  QtuPNv] Z>U X        (5.9) 
J@KO  QtuPNv] Z>U X        (5.9a) 
The proportionalities in Eq. 5.9 and Eq. 5.9a combined with Eq. 5.7 indicate th  
temperature analysis during reverse bias will provide activation energies of the dominant 
leakage current. It is expected that JDIFF will dominate at higher temperatures due to ni
2.
It is known that if high electric fields exist (Emax > 1 x 10
6 V/cm) the energy required for 
a generated carrier to surmount the potential barrier can be less than half the band gap. 
The leakage involved in such a case is trap-assisted and can exhibit PF, PAT, or TBT 
behavior. The nature of each reveals that EA_PF > EA_PAT > EA_TBT, but since their effects 
cannot be separated by EA extraction alone, any value less than EG/2 will be considered 
TAL. One therefore expects the following conditions during EA extraction as shown in 
Eq. 5.10 where EGO is the band gap (0.66 eV for Ge) at room temperature. 
 JI: =  F7; J@KO: =   F7 ; J>=: =   F7    (5.10) 
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To determine the activation energies of the dominant current leakag component 
at each gate potential the MOS-Gated-Diode configuration was used on a 10 µm x 10 µm 
Ge PMOS with J2 architecture. The source/drain-to-well was reverse biased to -100 mV 
while sweeping the gate voltage from -1.5 V to 1.5 V in increments of 0.1 V using a 
Keithley K4200 parameter analyzer. This measurement was performd at low 
temperature (25; 30; 35; 40; 50; 60°C) and high temperature (70; 80; 100; 125; 150°C). 
The results are shown in Fig. 5.11. 
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Fig. 5.11: Temperature dependence of ID&S-Well for 10 µm x 10 µm Ge PMOS J2 
Architecture using the MOS-Gated-Diode configuration.  
Note first from Fig. 5.11 that at lower temperatures the GIJL region does not vary 
much with increased temperature. Only as the temperature surpasses 60° C does the 
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leakage level in the GIJL region begin to increase sharply. Also note that the increase in 
temperature tends to shift the entire leakage curve up. The dominant leakage component 
at each gate potential may be extracted at high and low temperatures. Fig. 5.12 confirms 
the domain of the low temperature region and the domain of the high temperature region 
by fitting the leakage current density at VG = 0 V to two exponentials.   
 
Fig. 5.12: Log of JR at VG = 0 V for 10 µm x 10 µm Ge PMOS J2 architecture using the 
MOS-Gated-Diode configuration. Low temperature (25; 30; 35; 40; 50; 60°C) and high 
temperature (70; 80; 100; 125; 150°C) domains are confirmed.  
Fitting two exponentials to Fig. 5.12 reveals the low temperature and high 
temperature domains and reveals that the JDIFF does not dominate for the high 
temperature domain (0.33eV < EA_High_T < 0.66 eV). JSRH does tend to dominate at 
VG = 0 V for EA = 0.32 eV. To get a better idea of which component dominates at each VG 





















































70 °C - 150 °C
 












25 °C - 60 °C
Fig. 5.13: Energy extraction at each gate potential revealing the JDIFF, JR-G, JBTBT, and JAV 
dependence. 
Figure 5.13 reveals that at higher temperatures JDIFF does not dominate the overall 
p/n junction leakage as expected. It is true that the leakage EA tends to increase at higher 
temperatures (when compared to the low temperature case) and this can be attributed to 
an increase in the JDIFF contribution. When looking at high temperature extraction one 
can see that the dominant leakage component changes with applied gate bias. In high 
temperature extraction, there is a great shift downward (a) when the channel passes into 
depletion (VG = 0.15 - 0.2 V as hypothesized) which can be attributed to an increase in 
JSRH_Chan leakage. This is followed by a decrease in generation (b) due to channel 
accumulation (up to VG = 0.6 V) and finally a roll-off (c) when entering the TAL GIJL 









Looking at the lower temperature extraction one sees that the JTAL component 
dominates in inversion (d) and tends to increase in contribution as the gate is reverse 
biased to -1.5 V. This was not expected. The low temperature extraction lso shows that 
JSRH_Chan dominates at a gate potential between 0 V and 0.2 V (e) as expected. The EA 
extracted decreases with higher accumulation (f) due to high electric field effects (PR, 
PAT, TBT) representative of GIJL. Furthermore it looks as if the TBT mechanism does 
not activate: EA does not equal 0 eV at VG = 1.5 V. 
To explain why TAL dominates throughout most of the Fig. 5.13 one may use Eq. 
5.11 below and the simulated doping concentrations of Nicholas et l. [9].  
   HlSlmRSCRe\#<lSClm#         (5.11) 
Calculating Emax, at an applied voltage of -100 mV for Extension-Well; HDD-Well; 
Extension-Halo; HDD-Halo results in 3.01 x 105 V/cm; 3.01 x 105 V/cm; 
2.87 x 106 V/cm; 2.96 x 106 V/cm, respectively. These calculations are an over estimate 
since the applied potential is expected to drop throughout the device in approach to these 
regions. Despite such over estimation however, one can see that TAL is probable 
(Emax > 1 x 10
6 V/cm) in the Extension-Halo and HDD Halo regions due to their large 
doping concentrations. The presence of TAL at -100 mV reverse bias is confirmed 
through EA extraction and is an unfortunate side effect of the doping required to prevent 
short-channel effects in these Ge devices.  
An aspect of further research includes the effect of dislocation-free substrates on 
the leakage current mechanisms presented in this chapter. As was discu sed in theory, the 
JDIFF leakage component should dominate the Ge-PMOS reverse-bias p/n junction 
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leakage. The nature of SRH theory suggests that fewer crystal per urbations (through the 
reduction of dislocations formation) should decrease the apparent trap density and 
thereby reduce the JSRH component. This should also reduce the JTAL observed in 
inversion. Besides providing devices containing lower power dissipation, dislocation-free 
substrates may also provide devices with superior drive current. As a result, the 
investigator is interest in fabricating this technology on dislocati n-free substrates 
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Germanium PMOSFET CGC Parameter Extraction 
Now that the behavior of the parasitic capacitance observed during CGC 
measurement has been characterized and minimized by identifying its main sources—
source/drain leakage from the low probes into the well during reverse bias (virtual ground 
during AC is not absolute ground); surface generation during channel depltion; GIJL 
during high accumulation—gate characterization can take place. Gat ch racterization 
incorporates—and is certainly not limited to—the extraction of extrinsic capacitance 
(CEXT), intrinsic capacitance (CGCO), and flatband voltage (VFB) from the CGC 
measurement.  
This chapter will discuss the extraction of CEXT, CGCO, and VFB as well as the 
determination of EOT using the J2 architecture containing gate lengths of 10 µm, 5 µm, 
and 1 µm. Extrinsic and intrinsic capacitances non-idealities will be discussed first. 
Identifying them prior to extraction will help quantify the accuracy of the parameters 
determined in accumulation and inversion. 
6.1. Extrinsic and Intrinsic Capacitance Non-idealities 
Recall that CGC behavior as defined in Chapter 2 Eq. 2.4 was comprised of the 
ideal intrinsic capacitance, ideal extrinsic capacitance, and the parasitic capacitance due 
to measurement setup. In reality this study shows that CGC behavior at fixed L x W is 
represented by Eq. 6.1.   




The realistic extrinsic capacitance CEXT in Eq. 6.1 now includes a voltage and 
frequency-dependent parasitic capacitance component due to source/drain GIJL into the 
well during high accumulation (CPara_GIJL). This study shows that the GIJL parameter is 
minimized at the onset of accumulation. This is shown in Eq. 6.2.   
 
C./0V#  2C4%V#  2C-  C1232_4+V, f#     (6.2) 
 
The realistic parasitic capacitance CPara in Eq. 6.1 now includes both a frequency-
dependent capacitance component due to source/drain leakage into the well throughout 
all VG (CPara_SD) and a voltage/frequency-dependent parasitic capacitance due to system 
compensation and calibration throughout all VG (CPara_Meas). This is shown in Eq. 6.3. 
C1232V, f#  C1232_(2 V, f#  C1232_¡¢f#     (6.3) 
The realistic intrinsic capacitance in Eq. 6.1 is the inversion capacit nce. There is no 
additional parasitic capacitance due to channel inversion. This is shown in Eq. 6.4.  
C-V#  C4£5V#        (6.4) 
Of final note, notice that there is an additional component in Eq. 6.1: the existence 
of capacitance due to interface traps—CIT, a function of both voltage and frequency. This 
study shows that these traps are observed during trap-generated curr nt leakage at the 
channel surface. They begin responding at the onset of depletion and stop resp nding at 
the onset of strong inversion. As a result their signature on the CGC measurement allows 
for easy determination of VFB (accumulation/depletion transition) and VT 
(depletion/inversion transition) for the largest channel devices (10 µm x 10 µm). 
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6.1.1 Extrinsic and Intrinsic Capacitance Extraction of J2 
CGC measured for J2 architecture of gate lengths of 10 µm, 5 µm, and 1 µm have 
been plotted together as show in Fig. 6.1.  




















W=10 µm Ge-on-Si PMOS J2
 
Fig. 6.1: Log of CGC for J2 architecture containing gate lengths of 10 µm; 5 µm; 1 µm at 
frequencies of 100; 185; 323; 568; 1000 kHz. 
Notice first that the CGC curve shifts up at the gate length of 1 µm. The source of this 
upward shift has been identified as an increase in the reverse-bias source/well and 
drain/well leakages resulting in an increase in CPara_SD. In order to obtain CEXT one cannot 
subtract this CPara_SD component.  
VT = ~ -0.1 V 
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According to theory, plotting CGC as a function of VG for multiple gate lengths—
of the same architecture and frequency—reveals an intersection of each CGC curve [2]. 
This intersection first occurs at the depletion/accumulation transiio  and reveals CEXT. 
COV may dominate CEXT at this point [2]. As was shown by this study, however, trap 
conductance is a function of gate length in these devices. Due to the CIT contribution, the 
CPara_SD existence, and their dependency on gate length this definition cannot be used to 
determine CEXT in these devices. 
As a result, CEXT is extracted at the transition between accumulation and 
depletion. This point is referred to as the flatband voltage [2]. At this point CIT does not 
exist, CPara_SD is minimum (as observed during DC analysis), and CPara_GIJL does not yet 
take over.  The only source of parasitic capacitance comes from t ol 
compensation/calibration and that of CPara_SD. The CEXT and VFB for the 10 µm, 5 µm, and 
1 µm devices have been extracted for frequencies containing the smalle t CPara_SD 
(100; 185; 323; 568; 1000 kHz): the results are shown in Table 6.1. 
Table 6.1: Summary of CEXT and VFB from Fig. 6.1. 
Gate Length Parameter Frequency [kHz]  
  100 185 323 568 1000 Mean % Std Dev 
10 µm CEXT [fF] 84.6 78.4 72.4 73.2 92.0 80.1 10.2 
VFB [mV] 500 600 600 600 600 580 7.8 
5 µm CEXT [fF] 79.9 82.3 73.8 44.4 66.2 69.3 22.1 
VFB [mV] 600 600 600 500 600 580 7.8 
1 µm CEXT [fF] 98.0 101.9 99.7 93.7 102.3 99.1 3.5 
VFB [mV]  1000 700 700 700 1100 840 23.2 
 
Table 6.1 reveals that CEXT for the 10 µm and 5 µm devices resides within 88.3–54 fF. 
The 1 µm device has been omitted due to the large percent standard deviation in flatband 
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voltage. The exact value of CEXT could be less than 54 fF since source/well and drain/well 
leakages still exist. It is clear, however, that this value is more accurate than those 
attainable using the D1 and G3 architectures. Also note that the VFB is 580 +/- 45 mV for 
the 10 µm and 5 µm devices which confirm the DC results shown Fig. 5.9 of Chapter 5.   
 To determine the intrinsic capacitance and hence the inversion capacitance, one 
can mathematically subtract CEXT and CPara from the entire CGC curve as shown in 
Eq. 6.1. This results in Fig. 6.2. 

































W = 10 µm Ge-on-Si PMOS J2
 
Fig. 6.2: CGCO for J2 architecture containing gate lengths of 10 µm; 5 µm; 1 µm at 
frequencies of 100; 185; 323; 568; 1000 kHz.  
Note from Fig. 6.2 that the capacitance due to interface traps does not xist in inversion. 
Also note that the inversion capacitance increases slightly as he gate voltage decreases. 
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The source of this will be discussed shortly. The inversion capacitance CINV is determined 
far from VFB. In this case CINV will be taken at -1.5 V from VFB.  The results are shown in 
Table 6.2. 
Table 6.2: Summary of CINV and VINV from Fig. 6.2. 
Gate Length Parameter Frequency [kHz]  
  100 185 323 568 1000 Mean % Std Dev 
10 µm CINV [fF] 1843 1830 1830 1824 1812 1828 0.6 
VINV [mV] -1000 -900 -900 -900 -900 -920 4.9 
5 µm CINV [fF] 939 930 927 949 924 934 1.1 
VINV [mV] -900 -900 -900 -1000 -900 -920 4.9 
1 µm CINV [fF] 170 177 177 176 164 173 3.5 
VINV [mV] -500 -800 -800 -800 -400 -660 29.5 
 
6.2. Effective Oxide Thickness Calculation J2 
Effective oxide thickness (EOT) can be calculated theoretically and extracted 
from CINV as shown in Eq. 6.5 and Eq. 6.6 respectively. KOX is the dielectric permittivity 
of SiO2, KHfO2 is the dielectric permittivity of HfO2, KSi is the dielectric permittivity of Si, 
εo is the permittivity of free space, A is the gate area, and CINV is the extracted inversion 
capacitance from CGC. 
¤¥¦	§§M¨	¦  ©O7E ª 9:;9«¬:E­  ©78 P9:;9:;X  ©@M P9:;9{\ X    (6.5) 
 
¤¥=¨
®	¦  9:;¯:=Aib          (6.6) 
EOT is a commonly used parameter to compare advanced high-κ gate dielectric stacks to 
the existing classical SiO2 gate dielectric technology. The Ge-PMOS in this study have 
theoretical EOTClassical of 1.2 nm as shown in Eq. 6.7.  
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.³X  1.2r±    (6.7) 
The actual EOT using the CINV values obtained in Table 6.2 are shown in Table 
6.3. 
Table 6.3: Calculation of EOTActual using CINV from Fig. 6.2. 
Gate Length Parameter Frequency [kHz]  
  100 185 323 568 1000 Mean % Std Dev 
10 µm EOT [nm] 1.87 1.89 1.89 1.89 1.91 1.89 0.6 
5 µm EOT [nm] 1.84 1.86 1.86 1.82 1.87 1.85 1.0 
1 µm EOT [nm] 2.03 1.95 1.95 1.96 2.11 2.00 3.0 
 
As one can see the classical EOT is 0.69 nm lower when compared to the extracted EOT
of the 10 µm device and 0.65 nm lower when compared to the extracted EOT of the 5 µm 
device. This average EOT difference of 0.67 nm is due to the inversion layer quantization 
effect [3]. 
6.2.1 Inversion Layer Quantization 
During CGC measurement of these devices in inversion the channel experiences a 
large gate-oxide electric field. This electric field, if hig enough, can result in inversion 
layer quantum confinement due to band bending at the germanium-Si/SiO2 nterface. 
When this occurs the inversion carriers behave quantum-mechanically (as a 2D gas 
quantized in energy and location) resulting in an inversion layer recession from the 
Ge/Si-SiO2 interface [3]. This is becoming a significant problem in advanced gate stack 
technology requiring even thinner effective oxide thicknesses. This inversion layer 
recession increases with increasing electric field (proportional to the absolute magnitude 
of the gate bias). It is for this reason that we observe an increase in CGC as the channel 
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becomes more inverted. As a result the theoretical EOT considering this quantum 
confinement is shown in Eq. 6.8.  
¤¥·®	[
®  ¤¥¦	§§M¨	¦  ©Fa P9:¸9]X      (6.8) 
 The new quantum EOT calculation allows us to account for inversion layer 
quantization. Assuming that this quantization begins at the Ge/Si-SiO2 interface and 
taking the average 0.67 nm EOT difference, one can calculate the depth of the inversion 
layer within the Ge channel as shown in Eq. 6.9.  
©Fa  0.67r± P9]9:¸X  0.67r± P.³.³ X  2.04r±     (6.9) 
Theoretically, calculating the thickness of inversion layer quantiz tion as a function of 
applied voltage and technology requires that one iteratively solve the Sc rödinger-
Poisson equations. This can be a numerically intensive task. Instead of doing this, the 
2.04 nm hole quantization thickness is compared against the 3 nm hole quantization of 
the Ge PMOS device reported by Low et al. [4] in 2003. The well of this work was 
simulated at 1 x 1018 cm-3 with an EOT of 1 nm allowing comparison to the devices in 
this study. When compared to the work of Low et al. [4]—after considering the lower 
well doping (~1 x 1017 cm-3) of the devices in this study—a 2.04 nm quantization 
thickness is an acceptable approximation of the mismatch in theoretical and measured 
EOT. Solving the Schrödinger-Poisson equations iteratively is required for an in-depth 
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This study has characterized the gate-to-channel capacitance (CGC) behavior and 
its relationship to source-channel-drain/well leakage of Ge-PMOS built on relaxed 
germanium-on-silicon technology. Specifically, it was found that connecting the low 
probes of the C-V unit to the source and drain induced a reverse-bias source/well and 
drain/well leakage into the channel. This was unexpected due to the vir ual grounding 
condition reported in the C-V user manual. This reverse-bias leakage was found to be a 
function of gate potential, source/drain area, source/drain contact distance from gate, gate 
length, and measurement frequency.  
The parasitic CGC observed in this Ge-PMOS technology has been minimized. 
Results show that further optimization is possible, for reverse-bias p/n junction leakage of 
the J2 architecture (10 µm x 10 µm) occurs at reverse biases as low at 10 mV. This was 
observed using the MOS gated-diode configuration. To the investigator’s knowledge, this 
is the first time in which a gated-diode configuration has been us d to characterize the 
leakage components and mechanisms of a MOSFET and later to explain the non-
idealities observed during CGC measurement. The MOS gated-diode configuration 
revealed the leakage components and mechanisms of interest in this study and helped 
identify a seventh leakage component of concern, previously ignored during typical 
MOSFET operation [1]: channel generation current during channel depletion. 
During parameter extraction it was revealed that threshold voltage extraction 
using CGC data is unreliable due to the contribution of CIT. As a result, flatband voltage 
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(VFB) was targeted. At this voltage (~0.580 V) the parasitic capacitance (CPara_SD) was 
minimum resulting in accurate VFB extraction. Using VFB, VINV (VINV = VFB - 1.5 V) and 
hence inversion capacitance (CINV) was found. Using this inversion capacitance, effective 
oxide thickness (EOT) was calculated. The average EOT for 10 µm and 5 µm gate 
lengths was extracted—using the inversion capacitance of CGC—as 1.87 nm. This value 
is 0.65 nm greater than the 1.2 nm expected EOT. This difference revealed the presence 
of a 2.04 nm inversion layer quantization which was confirmed by similar devices 
published by Low et al. [2]. 
 This study revealed the correct method of CGC measurement and opened many 
doors for further research. Such include C-V unit conductance and capacitance correction 
due to error induced from Ge-PMOS grounding; architecture optimization so as to reduce 
trap assisted leakage; source and drain doping optimization so as to avoid g te-induced 
junction leakage; evaluation of trap-assisted leakages in devices fabricated upon 
substrates free of dislocations; source and drain contact optimization so as to reduce 
reverse-bias leakage.  
 The investigator wishes to determine—with further research—the exact source of 
these trap-assisted leakages. Are they created by the relax d dislocations from the Ge-on-
Si substrate? Are they by the addition of impurities during device fabrication? It is clear 
from research that these devices exhibit excellent performance [3-5]. The investigator 
believes that better performance can be obtained using substrates free of threading 
dislocations [6]. It is quite clear that power dissipation will be a limiting factor in the 
implementation of these devices at the 32 nm node [7]. As a result full characterization of 
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these leakage components, their mechanisms, and sources must be determined. This will 
be investigated by the investigator during PhD studies to begin at IMEC in January 2008.  
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